{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T16:14:48Z","timestamp":1743005688515,"version":"3.40.3"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030146863"},{"type":"electronic","value":"9783030146870"}],"license":[{"start":{"date-parts":[[2019,3,19]],"date-time":"2019-03-19T00:00:00Z","timestamp":1552953600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-14687-0_25","type":"book-chapter","created":{"date-parts":[[2019,3,18]],"date-time":"2019-03-18T01:35:21Z","timestamp":1552872921000},"page":"275-287","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["The Key Role of Memory in Next-Generation Embedded Systems for Military Applications"],"prefix":"10.1007","author":[{"given":"Ignacio","family":"Sa\u00f1udo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Cortimiglia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Miccio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Solieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paolo","family":"Burgio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Di Biagio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Franco","family":"Felici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Nuzzo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marko","family":"Bertogna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,3,19]]},"reference":[{"key":"25_CR1","unstructured":"Howard CE (2018) It\u2019s time: avionics need to move to multicore processors. https:\/\/www.intelligent-aerospace.com\/articles\/2018\/01\/it-s-time-avionics-needs-to-move-to-multicore-processors.html"},{"issue":"1","key":"25_CR2","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1145\/3199610.3199618","volume":"15","author":"I Sa\u00f1udo","year":"2018","unstructured":"Sa\u00f1udo I, Cavicchioli R, Capodieci N, Valente P, Bertogna M (2018) A survey on shared disk I\/O management in virtualized environments under real time constraints. SIGBED Rev. 15(1):57\u201363","journal-title":"SIGBED Rev."},{"key":"25_CR3","unstructured":"ISO 26262-1:2011 (2011) Road vehicles \u2013 Functional safety"},{"key":"25_CR4","unstructured":"EUROCAE WG-12 RTCA SC-205 (2011) DO-178C, software considerations in airborne systems and equipment certification"},{"key":"25_CR5","unstructured":"CAST 32 Superceded by CAST 32A Multi-core Processors (2014) Standard"},{"key":"25_CR6","unstructured":"Functional safety of electrical\/electronic\/programmable electronic safety-related systems (2000) Standard, International Organization for Standardization, Geneva, CH"},{"key":"25_CR7","unstructured":"ARM. Reference Manual Supplement Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A Documentation. https:\/\/developer.arm.com\/docs\/ddi0598\/latest"},{"issue":"2","key":"25_CR8","doi-asserted-by":"publisher","first-page":"27:1","DOI":"10.1145\/3062394","volume":"50","author":"S Mittal","year":"2017","unstructured":"Mittal S (2017) A survey of techniques for cache partitioning in multicore processors. ACM Comput. Surv. 50(2):27:1\u201327:39","journal-title":"ACM Comput. Surv."},{"key":"25_CR9","doi-asserted-by":"crossref","unstructured":"Kloda T, Solieri M, Mancuso R, Capodieci N, Valente P, Bertogna M (April 2019) Deterministic memory hierarchy and virtualization for modern multi-core embedded systems. In: 25th IEEE real-time and embedded technology and applications symposium, RTAS 2019","DOI":"10.1109\/RTAS.2019.00009"},{"key":"25_CR10","doi-asserted-by":"crossref","unstructured":"Kiszka J and Contributors (2018) Jailhouse","DOI":"10.17729\/ebis.2018.1\/5"},{"key":"25_CR11","unstructured":"High-Performance\u00a0Real time Architectures for Low-Power Embedded (HERCULES) Project Consortium (EU ID 688860 H2020 ICT 04-2015). The Hercules Project. https:\/\/hercules2020.eu\/"},{"key":"25_CR12","unstructured":"Capodieci N, Cavicchioli R, Vogel P, Marongiu A, Scordino C, Gai P (2017) Deliverable 2.2 - detailed characterization of platforms. High-Performance Real-time Architectures for Low-Power Embedded (HERCULES) Project Consortium (EU ID 688860 - H2020 - ICT 04-2015). https:\/\/hercules2020.eu\/wp-content\/uploads\/2017\/03\/D2.2_Detailed_Characterization_of_Platforms.pdf"},{"key":"25_CR13","unstructured":"McVoy L, Staelin C (2005) Lmbench - tools for performance analysis, version 2. http:\/\/www.bitmover.com\/lmbench\/"},{"key":"25_CR14","unstructured":"Caccamo M, Cesati M, Pellizzoni R, Betti E, Dudko R, Mancuso R (2013) Real-time cache management framework for multi-core architectures. In: Proceedings of the 2013 IEEE 19th real-time and embedded technology and applications symposium (RTAS), RTAS 2013. IEEE Computer Society"},{"key":"25_CR15","doi-asserted-by":"crossref","unstructured":"Tabish R, Mancuso R, Wasly S, Alhammad A, Phatak SS, Pellizzoni R, Caccamo M (April 2016) A real-time scratchpad-centric OS for multi-core embedded systems. In: 2016 IEEE real-time and embedded technology and applications symposium (RTAS)","DOI":"10.1109\/RTAS.2016.7461321"},{"key":"25_CR16","unstructured":"Corradi G, Klingler B, Puillet E, Schillinger P, Bertogna M, Solieri M, Miccio L Delivering real time and determinism of ZYNQ Ultrascale+ A53 clusters with coloured lockdown and Jailhouse hypervisor. Xilinx Inc. whitepaper (November 2018, to appear)"},{"key":"25_CR17","doi-asserted-by":"crossref","unstructured":"Capodieci N, Cavicchioli R, Valente P, Bertogna M (2017) Sigamma: server based integrated GPU arbitration mechanism for memory accesses. In: RTNS","DOI":"10.1145\/3139258.3139270"}],"container-title":["Advances in Intelligent Systems and Computing","Proceedings of 6th International Conference in Software Engineering for Defence Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-14687-0_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,21]],"date-time":"2019-11-21T13:39:30Z","timestamp":1574343570000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-14687-0_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,19]]},"ISBN":["9783030146863","9783030146870"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-14687-0_25","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2019,3,19]]},"assertion":[{"value":"19 March 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SEDA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference in Software Engineering for Defence Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Rome","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 June 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 June 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"seda2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.sedaconference.eu\/2018\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}