{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T16:41:41Z","timestamp":1742920901135,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030156626"},{"type":"electronic","value":"9783030156633"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-15663-3_1","type":"book-chapter","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T18:56:41Z","timestamp":1558033001000},"page":"1-21","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI"],"prefix":"10.1007","author":[{"given":"Kimiyoshi","family":"Usami","sequence":"first","affiliation":[]},{"given":"Shunsuke","family":"Kogure","sequence":"additional","affiliation":[]},{"given":"Yusuke","family":"Yoshida","sequence":"additional","affiliation":[]},{"given":"Ryo","family":"Magasaki","sequence":"additional","affiliation":[]},{"given":"Hideharu","family":"Amano","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,5,17]]},"reference":[{"key":"1_CR1","volume-title":"CMOS VLSI Design","author":"N Weste","year":"2011","unstructured":"Weste, N., Harris, D.: CMOS VLSI Design, 4th edn. Addison-Wesley, Boston (2011)","edition":"4"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Usami, K., Horowitz, M.: Clustered voltage scaling technique for low-power design. In: Proceedings of the International Symposium on Low Power Design (ISLPED), pp. 3\u20138, April 1995","DOI":"10.1145\/224081.224083"},{"key":"1_CR3","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1007\/978-3-662-04478-0","volume-title":"VLSI Memory Chip Design","author":"K Itoh","year":"2001","unstructured":"Itoh, K.: VLSI Memory Chip Design, pp. 84\u201387. Springer, Heidelberg (2001). https:\/\/doi.org\/10.1007\/978-3-662-04478-0. The Current-Mirror Amplifier"},{"key":"1_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71819-4","volume-title":"Low Power Methodology Manual","author":"M Keating","year":"2007","unstructured":"Keating, M., Flynn, D., Aitken, R., Gibbons, A., Shi, K.: Low Power Methodology Manual. Springer, Boston (2007). https:\/\/doi.org\/10.1007\/978-0-387-71819-4"},{"key":"1_CR5","doi-asserted-by":"crossref","unstructured":"Puri, R., et al.: Pushing ASIC performance in a power envelope. In: Proceedings of the 40th Design Automation Conference (DAC), pp. 788\u2013793, June 2003","DOI":"10.1145\/775832.776032"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Usami, K., Kogure, S., Yoshida, Y., Magasaki, R., Amano, H.: Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI. In: Proceedings of the 25th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), October 2017","DOI":"10.1109\/VLSI-SoC.2017.8203473"},{"issue":"5","key":"1_CR7","doi-asserted-by":"publisher","first-page":"616","DOI":"10.1109\/92.953496","volume":"9","author":"C Chen","year":"2001","unstructured":"Chen, C., Srivastava, A., Sarrafzadeh, M.: On gate level power optimization using dual-supply voltages. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9(5), 616\u2013629 (2001)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Donno, M., Macchiarulo, L., Macii, A., Macii, E., Poncino, M.: Enhanced clustered voltage scaling for low power. In: Proceedings of the 12th ACM Great Lakes Symposium on VLSI (GLSVLSI), pp. 18\u201323, April 2002","DOI":"10.1145\/505306.505311"},{"key":"1_CR9","unstructured":"Hamada, M., et al.: A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme. In: Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), pp. 495\u2013498, May 1998"},{"issue":"2","key":"1_CR10","doi-asserted-by":"publisher","first-page":"185","DOI":"10.1109\/TVLSI.2003.821548","volume":"12","author":"F Ishihara","year":"2004","unstructured":"Ishihara, F., Sheikh, F., Nikolic, B.: Level conversion for dual-supply systems. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(2), 185\u2013195 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Diril, A., Dhillon, Y., Chatterjee, A., Singh, A.: Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages. In: Proceedings of the 18th International Conference on VLSI Design (VLSID), January 2005","DOI":"10.1109\/TVLSI.2005.857149"},{"issue":"9","key":"1_CR12","doi-asserted-by":"publisher","first-page":"1103","DOI":"10.1109\/TVLSI.2005.857149","volume":"13","author":"A Diril","year":"2005","unstructured":"Diril, A., Dhillon, Y., Chatterjee, A., Singh, A.: Level-shifter free design of low power dual supply voltage CMOS circuits using dual threshold voltages. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(9), 1103\u20131107 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"5","key":"1_CR13","doi-asserted-by":"publisher","first-page":"638","DOI":"10.1109\/TVLSI.2008.2006793","volume":"17","author":"S Tawfik","year":"2009","unstructured":"Tawfik, S., Kursun, V.: Low power and high speed multi threshold voltage interface circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(5), 638\u2013645 (2009)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"1_CR14","unstructured":"Tsuchiya, R., et al.: Silicon on thin BOX: a new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control. In: IEEE International Electron Devices Meeting (IEDM) Technical Digest, December 2004"},{"key":"1_CR15","unstructured":"Yamamoto, Y., et al.: Ultralow-voltage operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM down to 0.37V utilizing adaptive back bias. In: Symposium on VLSI Technology, June 2013"},{"key":"1_CR16","unstructured":"Nakamura, S., Usami, K.: Level converter design for ultra-low voltage operation in FDSOI devices. In: Proceedings of the 28th International Technical Conference on Circuits\/Systems, Computers and Communications (ITC-CSCC), July 2014"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Usami, K., et al.: Design and control methodology for fine grain power gating based on energy characterization and code profiling of microprocessors. In: Proceedings of the 19th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 843\u2013848, January 2014","DOI":"10.1109\/ASPDAC.2014.6742995"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Usami, K., Kogure, S., Yoshida, Y., Magasaki, R., Amano, H.: Level-shifter free approach for multi-VDD SOTB employing adaptive Vt modulation for pMOSFET. In: Proceedings of the IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), October 2017","DOI":"10.1109\/S3S.2017.8309226"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-15663-3_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,16]],"date-time":"2023-05-16T00:03:53Z","timestamp":1684195433000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-15663-3_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030156626","9783030156633"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-15663-3_1","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"17 May 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Abu Dhabi","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"United Arab Emirates","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 October 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 October 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vlsisoc2017.ozyegin.edu.tr\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}