{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,24]],"date-time":"2026-02-24T14:52:03Z","timestamp":1771944723759,"version":"3.50.1"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030156626","type":"print"},{"value":"9783030156633","type":"electronic"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-15663-3_3","type":"book-chapter","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T18:56:41Z","timestamp":1558033001000},"page":"46-71","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Lifetime Enhancement of Non-Volatile Caches by Exploiting Dynamic Associativity Management Techniques"],"prefix":"10.1007","author":[{"given":"Sukarn","family":"Agarwal","sequence":"first","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,5,17]]},"reference":[{"issue":"2","key":"3_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"3_CR2","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong, X., Xu, C., Xie, Y., Jouppi, N.P.: NVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 31, 994\u20131007 (2012)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: characterization and architectural implications. In: International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72\u201381 (2008)","DOI":"10.1145\/1454115.1454128"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Apalkov, D., et al.: Spin-transfer torque magnetic random access memory. J. Emerg. Technol. Comput. Syst. 9(2), 13:1\u201313:35 (2013). Article 13","DOI":"10.1145\/2463585.2463589"},{"key":"3_CR5","volume-title":"Phase Change Memory: From Devices to Systems","author":"MK Qureshi","year":"2011","unstructured":"Qureshi, M.K., Gurumurthi, S., Rajendran, B.: Phase Change Memory: From Devices to Systems, 1st edn. Morgan & Claypool Publishers, San Rafael (2011)","edition":"1"},{"key":"3_CR6","unstructured":"Kim, Y.B., et al.: Bi-layered RRAM with unlimited endurance and extremely uniform switching. In: Symposium on VLSI Technology - Digest of Technical Papers, pp. 52\u201353 (2011)"},{"issue":"6","key":"3_CR7","doi-asserted-by":"publisher","first-page":"1524","DOI":"10.1109\/TPDS.2014.2324563","volume":"26","author":"S Mittal","year":"2015","unstructured":"Mittal, S., Vetter, J.S., Li, D.: A survey of architectural approaches for managing embedded DRAM and non-volatile on-chip caches. IEEE Trans. Parallel Distrib. Syst. 26(6), 1524\u20131537 (2015)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"3_CR8","unstructured":"Wang, J., Dong, X., Xie, Y., Jouppi, N.P.: i2WAP: improving non-volatile cache lifetime by reducing inter- and intra-set write variations. In: IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), pp. 234\u2013245 (2013)"},{"issue":"3","key":"3_CR9","doi-asserted-by":"publisher","first-page":"954","DOI":"10.1109\/TVLSI.2015.2420954","volume":"24","author":"MR Jokar","year":"2016","unstructured":"Jokar, M.R., Arjomand, M., Sarbazi-Azad, H.: Sequoia: a high-endurance NVM-based cache architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(3), 954\u2013967 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Thompson, D., Patt, Y.N.: The V-Way cache: demand-based associativity via global replacement. In: 32nd International Symposium on Computer Architecture (ISCA 2005), pp. 544\u2013555 (2005)","DOI":"10.1145\/1080695.1070015"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Kozyrakis, C.: The ZCache: decoupling ways and associativity. In: 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 187\u2013198 (2010)","DOI":"10.1109\/MICRO.2010.20"},{"issue":"8","key":"3_CR12","doi-asserted-by":"publisher","first-page":"2229","DOI":"10.1109\/TPDS.2017.2657512","volume":"28","author":"S Das","year":"2017","unstructured":"Das, S., Kapoor, H.K.: Dynamic associativity management in tiled CMPs by runtime adaptation of fellow sets. IEEE Trans. Parallel Distrib. Syst. 28(8), 2229\u20132243 (2017)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Chen, Y., et al.: On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations. J. Emerg. Technol. Comput. Syst. 9(2), 16:1\u201316:22 (2013). Article 16","DOI":"10.1145\/2463585.2463592"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Wang, S., Duan, G., Li, Y., Dong, Q.: Word- and partition-level write variation reduction for improving non-volatile cache lifetime. ACM Trans. Des. Autom. Electron. Syst. 23(1), 4:1\u20134:18 (2017). Article 4","DOI":"10.1145\/3084690"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Soltani, M., Ebrahimi, M., Navabi, Z.: Prolonging lifetime of non-volatile last level caches with cluster mapping. In: International Great Lakes Symposium on VLSI (GLSVLSI), pp. 329\u2013334 (2016)","DOI":"10.1145\/2902961.2902980"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Mittal, S., Vetter, J.S.: Addressing inter-set write-variation for improving lifetime of non-volatile caches. In: 5th Annual Non-volatile Memories Workshop University of California (2014)","DOI":"10.1109\/ISVLSI.2014.69"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Kim, C.H., Kim, J.J., Mukhopadhyay, S., Roy, K.: A forward body-biased-low-leakage SRAM cache: device and architecture considerations. In: Proceedings of the International Symposium on Low Power Electronics and Design, pp. 6\u20139 (2003)","DOI":"10.1145\/871506.871511"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Agarwal, S., Kapoor, H.K.: Targeting inter set write variation to improve the lifetime of non-volatile cache using fellow sets. In: IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136 (2017)","DOI":"10.1109\/VLSI-SoC.2017.8203453"},{"key":"3_CR19","unstructured":"Wu, X., Li, J., Zhang, L., Speight, E., Xie, Y.: Power and performance of read-write aware Hybrid Caches with non-volatile memories. In: Design, Automation & Test in Europe Conference & Exhibition, pp. 737\u2013742 (2009)"},{"key":"3_CR20","doi-asserted-by":"crossref","unstructured":"Agarwal, S., Kapoor, H.K.: Restricting writes for energy-efficient hybrid cache in multi-core architectures. In: IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136 (2016)","DOI":"10.1109\/VLSI-SoC.2016.7753551"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Park, S.P., Gupta, S., Mojumder, N., Raghunathan, A., Roy, K.: Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture. In: DAC Design Automation Conference, pp. 492\u2013497 (2012)","DOI":"10.1145\/2228360.2228447"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Mishra, A.K., Dong, X., Sun, G., Xie, Y., Vijaykrishnan, N., Das, C.R.: Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs. In: International Symposium on Computer Architecture (ISCA), pp. 69\u201380 (2011)","DOI":"10.1145\/2024723.2000074"},{"issue":"6","key":"3_CR23","first-page":"33","volume":"18","author":"Y Huai","year":"2008","unstructured":"Huai, Y.: Spin-transfer torque MRAM (STT-MRAM): challenges and prospects. AAPPS Bull. 18(6), 33\u201340 (2008)","journal-title":"AAPPS Bull."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-15663-3_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,16]],"date-time":"2023-05-16T00:04:10Z","timestamp":1684195450000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-15663-3_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030156626","9783030156633"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-15663-3_3","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"17 May 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Abu Dhabi","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"United Arab Emirates","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 October 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 October 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vlsisoc2017.ozyegin.edu.tr\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}