{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T05:18:22Z","timestamp":1755926302045,"version":"3.40.3"},"publisher-location":"Cham","reference-count":33,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030164577"},{"type":"electronic","value":"9783030164584"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-16458-4_27","type":"book-chapter","created":{"date-parts":[[2019,4,14]],"date-time":"2019-04-14T23:02:19Z","timestamp":1555282939000},"page":"462-479","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Model Checking Speculation-Dependent Security Properties: Abstracting and Reducing Processor Models for Sound and Complete Verification"],"prefix":"10.1007","author":[{"given":"Gianpiero","family":"Cabodi","sequence":"first","affiliation":[]},{"given":"Paolo","family":"Camurati","sequence":"additional","affiliation":[]},{"given":"Fabrizio","family":"Finocchiaro","sequence":"additional","affiliation":[]},{"given":"Danilo","family":"Vendraminetto","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,3,28]]},"reference":[{"key":"27_CR1","doi-asserted-by":"crossref","unstructured":"Cabodi, G., Palena, M., Pasini, P.: Interpolation with guided refinement: revisiting incrementality in SAT-based unbounded model checking. In: Formal Methods in Computer-Aided Design (FMCAD), pp. 43\u201350. IEEE (2014)","DOI":"10.1109\/FMCAD.2014.6987594"},{"key":"27_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16664-3","volume-title":"Pattern and Security Requirements","author":"K Beckers","year":"2015","unstructured":"Beckers, K., Heisel, M., Hatebur, D.: Pattern and Security Requirements. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16664-3"},{"key":"27_CR3","unstructured":"Biere, A., Heljanko, K., Wieringa, S.: Aiger 1.9 and beyond. http:\/\/fmv.jku.at\/hwmcc11\/beyond1.pdf (2011)"},{"issue":"4","key":"27_CR4","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1016\/j.accinf.2005.07.001","volume":"6","author":"JE Boritz","year":"2005","unstructured":"Boritz, J.E.: Is practitioners\u2019 views on core concepts of information integrity. Int. J. Acc. Inf. Syst. 6(4), 260\u2013279 (2005)","journal-title":"Int. J. Acc. Inf. Syst."},{"key":"27_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"78","DOI":"10.1007\/3-540-45657-0_7","volume-title":"Computer Aided Verification","author":"RE Bryant","year":"2002","unstructured":"Bryant, R.E., Lahiri, S.K., Seshia, S.A.: Modeling and verifying systems using a logic of counter arithmetic with lambda expressions and uninterpreted functions. In: Brinksma, E., Larsen, K.G. (eds.) CAV 2002. LNCS, vol. 2404, pp. 78\u201392. Springer, Heidelberg (2002). https:\/\/doi.org\/10.1007\/3-540-45657-0_7"},{"key":"27_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"68","DOI":"10.1007\/3-540-58179-0_44","volume-title":"Computer Aided Verification","author":"JR Burch","year":"1994","unstructured":"Burch, J.R., Dill, D.L.: Automatic verification of pipelined microprocessor control. In: Dill, D.L. (ed.) CAV 1994. LNCS, vol. 818, pp. 68\u201380. Springer, Heidelberg (1994). https:\/\/doi.org\/10.1007\/3-540-58179-0_44"},{"key":"27_CR7","doi-asserted-by":"crossref","unstructured":"Cabodi, G., Camurati, P., Finocchiaro, S., Loiacono, C., Savarese, F., Vendraminetto, D.: Secure embedded architectures: taint properties verification. In: 2016 International Conference on Development and Application Systems (DAS), pp. 150\u2013157. IEEE (2016)","DOI":"10.1109\/DAAS.2016.7492565"},{"issue":"5","key":"27_CR8","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/MDAT.2017.2713393","volume":"34","author":"G Cabodi","year":"2017","unstructured":"Cabodi, G., Camurati, P., Finocchiaro, S.F., Savarese, F., Vendraminetto, D.: Embedded systems secure path verification at the hardware\/software interface. IEEE Des. Test 34(5), 38\u201346 (2017)","journal-title":"IEEE Des. Test"},{"key":"27_CR9","doi-asserted-by":"crossref","unstructured":"Cabodi, G., Camurati, P., Garcia, L., Murciano, M., Nocco, S., Quer, S.: Speeding up model checking by exploiting explicit and hidden verification constraints. In: Design, Automation and Test in Europe, DATE 2009, Nice, France, 20\u201324 April 2009, pp. 1686\u20131691. IEEE (2009)","DOI":"10.1109\/DATE.2009.5090934"},{"key":"27_CR10","doi-asserted-by":"crossref","unstructured":"Cabodi, G., Loiacono, C., Vendraminetto, D.: Optimization techniques for craig interpolant compaction in unbounded model checking. In: Proceedings of DATE, pp. 1417\u20131422. Grenoble, France (Mar 2013)","DOI":"10.7873\/DATE.2013.289"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Cabodi, G., Nocco, S.: Optimized model checking of multiple properties. In: Design, Automation and Test in Europe, DATE 2011, Grenoble, France, March 14-18, 2011. pp. 543\u2013546. IEEE (2011)","DOI":"10.1109\/DATE.2011.5763279"},{"issue":"1","key":"27_CR12","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1109\/TCAD.2008.2009147","volume":"28","author":"G Cabodi","year":"2009","unstructured":"Cabodi, G., Nocco, S., Quer, S.: Strengthening model checking techniques with inductive invariants. IEEE Trans. CAD Integr. Circuits Syst. 28(1), 154\u2013158 (2009)","journal-title":"IEEE Trans. CAD Integr. Circuits Syst."},{"issue":"2","key":"27_CR13","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1007\/s10703-011-0123-3","volume":"39","author":"G Cabodi","year":"2011","unstructured":"Cabodi, G., Nocco, S., Quer, S.: Benchmarking a model checker for algorithmic improvements and tuning for performance. Form. Methods Syst. Des. 39(2), 205\u2013227 (2011)","journal-title":"Form. Methods Syst. Des."},{"key":"27_CR14","doi-asserted-by":"crossref","unstructured":"Fan, J., Guo, X., De Mulder, E., Schaumont, P., Preneel, B., Verbauwhede, I.: State-of-the-art of secure ECC implementations: a survey on known side-channel attacks and countermeasures. In: 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 76\u201387. IEEE (2010)","DOI":"10.1109\/HST.2010.5513110"},{"key":"27_CR15","unstructured":"Hanna, Z.: Jasper case study on formally verifying secure on-chip datapaths (2013). http:\/\/www.deepchip.com\/items\/0524-03.html"},{"issue":"4","key":"27_CR16","doi-asserted-by":"publisher","first-page":"429","DOI":"10.1007\/BF00243132","volume":"5","author":"WA Hunt","year":"1989","unstructured":"Hunt, W.A.: Microprocessor design verification. J. Autom. Reason. 5(4), 429\u2013460 (1989)","journal-title":"J. Autom. Reason."},{"key":"27_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-57960-5","volume-title":"FM8501: A Verified Microprocessor","year":"1994","unstructured":"Hunt, W.A. (ed.): FM8501: A Verified Microprocessor. LNCS, vol. 795. Springer, Heidelberg (1994). https:\/\/doi.org\/10.1007\/3-540-57960-5"},{"key":"27_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"396","DOI":"10.1007\/3-540-44585-4_40","volume-title":"Computer Aided Verification","author":"R Jhala","year":"2001","unstructured":"Jhala, R., McMillan, K.L.: Microarchitecture verification by compositional model checking. In: Berry, G., Comon, H., Finkel, A. (eds.) CAV 2001. LNCS, vol. 2102, pp. 396\u2013410. Springer, Heidelberg (2001). https:\/\/doi.org\/10.1007\/3-540-44585-4_40"},{"issue":"4","key":"27_CR19","first-page":"54","volume":"1","author":"G Joy Persial","year":"2011","unstructured":"Joy Persial, G., Prabhu, M., Shanmugalakshmi, R.: Side channel attack-survey. Int. J. Adv. Sci. Res. Rev. 1(4), 54\u201357 (2011)","journal-title":"Int. J. Adv. Sci. Res. Rev."},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. arXiv preprint arXiv:1801.01203 (2018)","DOI":"10.1109\/SP.2019.00002"},{"key":"27_CR21","unstructured":"Lipp, M., et al.: Meltdown. arXiv preprint arXiv:1801.01207 (2018)"},{"key":"27_CR22","doi-asserted-by":"crossref","unstructured":"Lowe-Power, J., Akella, V., Farrens, M.K., King, S.T., Nitta, C.J.: A case for exposing extra-architectural state in the ISA: position paper. In: Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy, p. 8. ACM (2018)","DOI":"10.1145\/3214292.3214300"},{"key":"27_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1007\/3-540-40922-X_11","volume-title":"Formal Methods in Computer-Aided Design","author":"P Manolios","year":"2000","unstructured":"Manolios, P.: Correctness of pipelined machines. In: Hunt, W.A., Johnson, S.D. (eds.) FMCAD 2000. LNCS, vol. 1954, pp. 181\u2013198. Springer, Heidelberg (2000). https:\/\/doi.org\/10.1007\/3-540-40922-X_11"},{"key":"27_CR24","unstructured":"Manolios, P.: Mechanical verification of reactive systems. Ph.D. thesis, The University of Texas at Austin, Department of Computer Sciences, Austin, TX (2001)"},{"key":"27_CR25","unstructured":"Manolios, P., Srinivasan, S.K.: Automatic verification of safety and liveness for xscale-like processor models using web refinements. In: Design, Automation and Test in Europe Conference and Exhibition, 2004, Proceedings, vol. 1, pp. 168\u2013173. IEEE (2004)"},{"key":"27_CR26","unstructured":"Manolios, P., Srinivasan, S.K.: A complete compositional reasoning framework for the efficient verification of pipelined machines. In: IEEE\/ACM International Conference on Computer-Aided Design, 2005, ICCAD-2005, pp. 863\u2013870. IEEE (2005)"},{"key":"27_CR27","unstructured":"Manolios, P., Srinivasan, S.K.: Verification of executable pipelined machines with bit-level interfaces. In: Proceedings of the 2005 IEEE\/ACM International Conference on Computer-Aided Design. IEEE Computer Society (2005)"},{"key":"27_CR28","volume-title":"Computer Architecture: A Quantitative Approach","author":"DA Patterson","year":"1990","unstructured":"Patterson, D.A., Hennessy, J.L., Goldberg, D.: Computer Architecture: A Quantitative Approach, vol. 2. Morgan Kaufmann, San Mateo (1990)"},{"key":"27_CR29","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1007\/BFb0028737","volume-title":"Computer Aided Verification","author":"JU Skakkeb\u00e6k","year":"1998","unstructured":"Skakkeb\u00e6k, J.U., Jones, R.B., Dill, D.L.: Formal verification of out-of-order execution using incremental flushing. In: Hu, A.J., Vardi, M.Y. (eds.) CAV 1998. LNCS, vol. 1427, pp. 98\u2013109. Springer, Heidelberg (1998). https:\/\/doi.org\/10.1007\/BFb0028737"},{"key":"27_CR30","doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Arora, D.: Formal verification of taint-propagation security properties in a commercial SOC design. In: Proceedings of the Conference on Design, Automation & Test in Europe, p. 313. European Design and Automation Association (2014)","DOI":"10.7873\/DATE2014.326"},{"key":"27_CR31","doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Malik, S., Khattri, H., Maiti, A., Fung, J.: Verifying information flow properties of firmware using symbolic execution. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016, pp. 337\u2013342. IEEE (2016)","DOI":"10.3850\/9783981537079_0793"},{"issue":"1","key":"27_CR32","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"RM Tomasulo","year":"1967","unstructured":"Tomasulo, R.M.: An efficient algorithm for exploiting multiple arithmetic units. IBM J. Res. Dev. 11(1), 25\u201333 (1967)","journal-title":"IBM J. Res. Dev."},{"key":"27_CR33","first-page":"388","volume":"2005","author":"Y Zhou","year":"2005","unstructured":"Zhou, Y., Feng, D.: Side-channel attacks: ten years after its publication and the impacts on cryptographic module security testing. IACR Cryptol. ePrint Arch. 2005, 388 (2005)","journal-title":"IACR Cryptol. ePrint Arch."}],"container-title":["Lecture Notes in Computer Science","Codes, Cryptology and Information Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-16458-4_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,12]],"date-time":"2024-03-12T13:49:50Z","timestamp":1710251390000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-16458-4_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030164577","9783030164584"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-16458-4_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"28 March 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"C2SI","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Codes, Cryptology, and Information Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Rabat","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Morocco","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 April 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 April 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"c2si2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.c2si-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"90","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"19","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"21% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5 invited papers and 3 workshop papers are included.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}