{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:46:40Z","timestamp":1771703200598,"version":"3.50.1"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030166564","type":"print"},{"value":"9783030166571","type":"electronic"}],"license":[{"start":{"date-parts":[[2019,4,12]],"date-time":"2019-04-12T00:00:00Z","timestamp":1555027200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-16657-1_4","type":"book-chapter","created":{"date-parts":[[2019,4,11]],"date-time":"2019-04-11T20:04:30Z","timestamp":1555013070000},"page":"32-42","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["A Novel Design and Implementation of 8-Bit and 16-Bit Hybrid ALU"],"prefix":"10.1007","author":[{"given":"Suhas B.","family":"Shirol","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ramakrishna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajashekar B.","family":"Shettar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,4,12]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Nautiyal, P., Madduri, P., Negi, S.: Implementation of an ALU using modified carry select adder for low power and area-efficient applications. In: 2015 International Conference on Computer and Computational Sciences (ICCCS), pp. 22\u201325. IEEE (2015)","DOI":"10.1109\/ICCACS.2015.7361316"},{"issue":"16","key":"4_CR2","first-page":"pp","volume":"90","author":"M Sudeep","year":"2014","unstructured":"Sudeep, M., Vucha, M., et al.: Design and FPGA implementation of high speed vedic multiplier. Int. J. Comput. Appl. 90(16)  (2014)","journal-title":"Int. J. Comput. Appl."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Shirol, S., Ramakrishna, S., Shettar, R.: A novel design and implementation of 32-bit hybrid ALU. In: Second International Research Symposium on Computing and Network Sustainability (IRSCNS 2018) (2018)","DOI":"10.1007\/978-981-13-7150-9_25"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Swamynathan, S., Banumathi, V.: Design and analysis of FPGA based 32 bit ALU using reversible gates. In: 2017 IEEE International Conference on Electrical, Instrumentation and Communication Engineering (ICEICE), pp. 1\u20134. IEEE (2017)","DOI":"10.1109\/ICEICE.2017.8191959"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Gokhale, G., Gokhale, S.: Design of area and delay efficient vedic multiplier using carry select adder. In: 2015 International Conference on Information Processing (ICIP), pp. 295\u2013300. IEEE (2015)","DOI":"10.1109\/INFOP.2015.7489396"},{"key":"4_CR6","unstructured":"Elangadi, S., Shirol, S.: Design and characterization of high speed carry select adder. Int. J. Ethics Eng. Manag. Educ. 1(6), 35\u201340 July 2014"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Banerjee, A., Das, D.K.: A new ALU architecture design using reversible logic. In: 2016 Sixth International Symposium on Embedded Computing and System Design (ISED), pp. 187\u2013191. IEEE (2016)","DOI":"10.1109\/ISED.2016.7977079"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Pattnaik, S.K., Nanda, U., Nayak, D., Mohapatra, S.R., Nayak, A.B., Mallick, A.: Design and implementation of different types of full adders in ALU and leakage minimization. In: 2017 International Conference on Trends in Electronics and Informatics (ICEI), pp. 924\u2013927. IEEE (2017)","DOI":"10.1109\/ICOEI.2017.8300841"},{"key":"4_CR9","doi-asserted-by":"publisher","unstructured":"Shirol, S., Ramakrishna, S., Shettar, R.: Design and implementation of adders and multiplier in FPGA using Chipscope: a performance improvement. In: Information and Communication Technology for Competitive Strategies. Lecture Notes in Networks and Systems. https:\/\/doi.org\/10.1007\/978-981-13-0586-3_2","DOI":"10.1007\/978-981-13-0586-3_2"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Saha, P., Banerjee, A., Bhattacharyya, P., Dandapat, A.: High speed ASIC design of complex multiplier using vedic mathematics. IEEE (2011)","DOI":"10.1109\/TECHSYM.2011.5783852"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Ramkumar, B., Kittur, H.M.: Low-power and area-efficient carry select adder. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(2), 371\u2013375 February 2012","DOI":"10.1109\/TVLSI.2010.2101621"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Jais, A., Palsodkar, P.: SM-IEEE: Design and Implementation of 64 Bit Multiplier using Vedic Algorithm, 6\u20138 April 2016. IEEE (2016)","DOI":"10.1109\/ICCSP.2016.7754250"},{"key":"4_CR13","volume-title":"Progress in Advanced Computing and Intelligent Engineering. Advances in Intelligent Systems and Computing","author":"N Kandasamy","year":"2018","unstructured":"Kandasamy, N., Telagam, N., Devisupraja, C.: Design of a low-power ALU and synchronous counter using clock gating technique. In: Saeed, K., Chaki, N., Pati, B., Bakshi, S., Mohapatra, D. (eds.) Progress in Advanced Computing and Intelligent Engineering. Advances in Intelligent Systems and Computing, vol. 564. Springer, Singapore (2018)"}],"container-title":["Advances in Intelligent Systems and Computing","Intelligent Systems Design and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-16657-1_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,15]],"date-time":"2024-02-15T07:04:01Z","timestamp":1707980641000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-16657-1_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,12]]},"ISBN":["9783030166564","9783030166571"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-16657-1_4","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"value":"2194-5357","type":"print"},{"value":"2194-5365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4,12]]},"assertion":[{"value":"12 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISDA 2018","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Intelligent Systems Design and Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Vellore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 December 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 December 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"isda2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.mirlabs.net\/isda18\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}