{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T05:21:52Z","timestamp":1743052912668,"version":"3.40.3"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030166564"},{"type":"electronic","value":"9783030166571"}],"license":[{"start":{"date-parts":[[2019,4,12]],"date-time":"2019-04-12T00:00:00Z","timestamp":1555027200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-16657-1_88","type":"book-chapter","created":{"date-parts":[[2019,4,11]],"date-time":"2019-04-11T20:04:30Z","timestamp":1555013070000},"page":"945-954","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An FPGA Based Hardware Accelerator for Classification of Handwritten Digits"],"prefix":"10.1007","author":[{"given":"R.","family":"Gautham Sundar Ram","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nitin","family":"Chaturvedi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sumeet","family":"Saurav","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanjay","family":"Singh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,4,12]]},"reference":[{"key":"88_CR1","doi-asserted-by":"publisher","unstructured":"Steinkraus, D., Buck, I., Simard, P. Y.: Using GPUs for machine learning algorithms. In: Eighth International Conference on Document Analysis and Recognition (ICDAR 2005), Seoul, South Korea, vol. 2, pp. 1115-1120 (2005). https:\/\/doi.org\/10.1109\/ICDAR.2005.251","DOI":"10.1109\/ICDAR.2005.251"},{"key":"88_CR2","unstructured":"Bertend: GPU vs FPGA Performance Comparison. http:\/\/www.bertendsp.com\/gpu-vs-fpga-performance-comparison\/"},{"key":"88_CR3","doi-asserted-by":"publisher","unstructured":"Qiao, Y., Shen, J., Xiao, T., Yang, Q., Wen, M., Zhang, C.: FPGA-accelerated deep convolutional neural networks for high throughput and energy efficiency. Concurr. Comput. Pract. Exp. 29(20) (2017). https:\/\/doi.org\/10.1002\/cpe.3850","DOI":"10.1002\/cpe.3850"},{"key":"88_CR4","unstructured":"Kiningham, K., Graczyk, M., Ramkumar, A.: Design and analysis of a hardware CNN accelerator. Technical report, Stanford University (2017)"},{"issue":"2","key":"88_CR5","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MM.2017.39","volume":"37","author":"K Guo","year":"2017","unstructured":"Guo, K., Han, S., Yao, S., Wang, Y., Xie, Y., Yang, H.: Software-Hardware codesign for efficient neural network acceleration. IEEE Micro 37(2), 18\u201325 (2017)","journal-title":"IEEE Micro"},{"key":"88_CR6","doi-asserted-by":"crossref","unstructured":"Chakradhar, S., Sankaradas, M., Jakkula, V., Cadambi S.: A dynamically configurable coprocessor for convolutional neural networks. In: ACM SIGARCH Computer Architecture News, pp. 247\u2013257, vol. 38, no. 3. ACM (2010)","DOI":"10.1145\/1816038.1815993"},{"issue":"11","key":"88_CR7","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/5.726791","volume":"86","author":"Y LeCun","year":"1998","unstructured":"LeCun, Y., Bottou, L., Bengio, Y., Haffner, P.: Gradient-based learning applied to document recognition. Proc. IEEE 86(11), 2278\u20132324 (1998)","journal-title":"Proc. IEEE"},{"key":"88_CR8","doi-asserted-by":"crossref","unstructured":"Jia, Y., Shelhamer, E., Donahue, J., Karayev, S., Long, J., Girshick, R., Guadarrama, S., Darrell, T.: Caffe: convolutional architecture for fast feature embedding. In: Proceedings of the 22nd ACM International Conference on Multimedia, pp. 675\u2013678. ACM (2014)","DOI":"10.1145\/2647868.2654889"},{"key":"88_CR9","doi-asserted-by":"publisher","unstructured":"Zhou, Y., Jiang, J.: An FPGA-based accelerator implementation for deep convolutional neural networks. In: 2015 4th International Conference on Computer Science and Network Technology (ICCSNT), pp. 829\u2013832 (2015). https:\/\/doi.org\/10.1109\/ICCSNT.2015.7490869","DOI":"10.1109\/ICCSNT.2015.7490869"},{"key":"88_CR10","doi-asserted-by":"publisher","unstructured":"Mujawar, S., Kiran, D., Ramasangu, H.: An efficient CNN architecture for image classification on FPGA accelerator. In: Second International Conference on Advances in Electronics, Computers and Communications (ICAECC), pp. 1\u20134. IEEE (2018). https:\/\/doi.org\/10.1109\/ICAECC.2018.8479517","DOI":"10.1109\/ICAECC.2018.8479517"},{"key":"88_CR11","doi-asserted-by":"publisher","unstructured":"Ghaffari, S., Sharifian, S.: FPGA-based convolutional neural network accelerator design using high level synthesize. In: 2nd International Conference of Signal Processing and Intelligent Systems (ICSPIS), pp. 1\u20136 (2016). https:\/\/doi.org\/10.1109\/ICSPIS.2016.7869873","DOI":"10.1109\/ICSPIS.2016.7869873"}],"container-title":["Advances in Intelligent Systems and Computing","Intelligent Systems Design and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-16657-1_88","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,15]],"date-time":"2024-02-15T07:12:21Z","timestamp":1707981141000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-16657-1_88"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,12]]},"ISBN":["9783030166564","9783030166571"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-16657-1_88","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2019,4,12]]},"assertion":[{"value":"12 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISDA 2018","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Intelligent Systems Design and Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Vellore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 December 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 December 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"isda2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.mirlabs.net\/isda18\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}