{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T22:19:23Z","timestamp":1742941163454,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030172268"},{"type":"electronic","value":"9783030172275"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-17227-5_20","type":"book-chapter","created":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T19:07:34Z","timestamp":1554145654000},"page":"277-291","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Automatic Toolflow for VCGRA Generation to Enable CGRA Evaluation for Arithmetic Algorithms"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3982-4504","authenticated-orcid":false,"given":"Andr\u00e9","family":"Werner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6622-3202","authenticated-orcid":false,"given":"Florian","family":"Fricke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6694-2821","authenticated-orcid":false,"given":"Keyvan","family":"Shahin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0184-2897","authenticated-orcid":false,"given":"Florian","family":"Werner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1790-3869","authenticated-orcid":false,"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,3,29]]},"reference":[{"key":"20_CR1","doi-asserted-by":"publisher","unstructured":"Brant, A., Lemieux, G.G.F.: ZUMA: an open FPGA overlay architecture. In: 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, pp. 93\u201396, April 2012. \n                      https:\/\/doi.org\/10.1109\/FCCM.2012.25","DOI":"10.1109\/FCCM.2012.25"},{"key":"20_CR2","doi-asserted-by":"publisher","unstructured":"Capalija, D., Abdelrahman, T.S.: A high-performance overlay architecture for pipelined execution of data flow graphs. In: 2013 23rd International Conference on Field programmable Logic and Applications, pp. 1\u20138, September 2013. \n                      https:\/\/doi.org\/10.1109\/FPL.2013.6645515","DOI":"10.1109\/FPL.2013.6645515"},{"key":"20_CR3","doi-asserted-by":"publisher","unstructured":"Coole, J., Stitt, G.: Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing. In: 2010 IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), pp. 13\u201322, October 2010. \n                      https:\/\/doi.org\/10.1145\/1878961.1878966","DOI":"10.1145\/1878961.1878966"},{"key":"20_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1007\/978-3-319-78890-6_53","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"F Fricke","year":"2018","unstructured":"Fricke, F., Werner, A., Shahin, K., Huebner, M.: CGRA tool flow for fast run-time reconfiguration. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P.C. (eds.) ARC 2018. LNCS, vol. 10824, pp. 661\u2013672. Springer, Cham (2018). \n                      https:\/\/doi.org\/10.1007\/978-3-319-78890-6_53"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: Coarse grain reconfigurable architecture (embedded tutorial). In: Proceedings of the 2001 Asia and South Pacific Design Automation Conference, ASP-DAC 2001, pp. 564\u2013570. ACM, New York (2001)","DOI":"10.1145\/370155.370535"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Heyse, K., Davidson, T., Vansteenkiste, E., Bruneel, K., Stroobandt, D.: Efficient implementation of virtual coarse grained reconfigurable arrays on FPGAS. In: 2013 23rd International Conference on Field programmable Logic and Applications, pp. 1\u20138, September 2013","DOI":"10.1109\/FPL.2013.6645516"},{"key":"20_CR7","unstructured":"Jain, A.K., Maskell, D.L., Fahmy, S.A.: Throughput oriented FPGA overlays using DSP blocks. In: 2016 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1628\u20131633, March 2016"},{"key":"20_CR8","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2016\/5340318","volume":"2016","author":"Amit Kulkarni","year":"2016","unstructured":"Kulkarni, A., Stroobandt, D.: How to efficiently reconfigure tunable lookup tables for dynamic circuit specialization. Int. J. Reconfigurable Comput. 2016, 1\u201312 (2016)","journal-title":"International Journal of Reconfigurable Computing"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Lee, D., Jo, M., Han, K., Choi, K.: FloRA: coarse-grained reconfigurable architecture with floating-point operation capability. In: International Conference on Field-Programmable Technology, FPT 2009, pp. 376\u2013379, December 2009","DOI":"10.1109\/FPT.2009.5377609"},{"key":"20_CR10","doi-asserted-by":"publisher","unstructured":"Shukla, S., Bergmann, N.W., Becker, J.: QUKU: a two-level reconfigurable architecture. In: IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI 2006), pp. 6-pp, March 2006. \n                      https:\/\/doi.org\/10.1109\/ISVLSI.2006.76","DOI":"10.1109\/ISVLSI.2006.76"},{"issue":"3","key":"20_CR11","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1109\/LES.2011.2167713","volume":"3","author":"G Stitt","year":"2011","unstructured":"Stitt, G., Coole, J.: Intermediate fabrics: virtual architectures for near-instant FPGA compilation. IEEE Embedded Syst. Lett. 3(3), 81\u201384 (2011). \n                      https:\/\/doi.org\/10.1109\/LES.2011.2167713","journal-title":"IEEE Embedded Syst. Lett."},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Thomas, A., R\u00fcckauer, M., Becker, J.: HoneyComb: a multi-grained dynamically reconfigurable runtime adaptive hardware architecture. In: 2011 IEEE International SOC Conference (SOCC), pp. 335\u2013340, September 2011","DOI":"10.1109\/SOCC.2011.6085115"},{"issue":"3","key":"20_CR13","doi-asserted-by":"publisher","first-page":"370","DOI":"10.1109\/TCAD.2013.2291659","volume":"33","author":"E Vansteenkiste","year":"2014","unstructured":"Vansteenkiste, E., Al Farisi, B., Bruneel, K., Stroobandt, D.: TPaR: place and route tools for the dynamic reconfiguration of the FPGA\u2019s interconnect network. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 33(3), 370\u2013383 (2014)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-17227-5_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T09:43:01Z","timestamp":1558345381000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-17227-5_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030172268","9783030172275"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-17227-5_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"29 March 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Darmstadt","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 April 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 April 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2019.tu-darmstadt.de\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"52","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"20","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"7","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"38% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}