{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T07:18:32Z","timestamp":1742973512932,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030172268"},{"type":"electronic","value":"9783030172275"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-17227-5_21","type":"book-chapter","created":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T19:07:34Z","timestamp":1554145654000},"page":"295-304","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["ReM: A Reconfigurable Multipotent Cell for New Distributed Reconfigurable Architectures"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5099-9359","authenticated-orcid":false,"given":"Ludovica","family":"Bozzoli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3080-2560","authenticated-orcid":false,"given":"Luca","family":"Sterpone","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,3,29]]},"reference":[{"issue":"3","key":"21_CR1","doi-asserted-by":"publisher","first-page":"332","DOI":"10.1109\/JPROC.2014.2386883","volume":"103","author":"R Tessier","year":"2015","unstructured":"Tessier, R., Pocek, K., DeHon, A.: Reconfigurable computing architectures. Proc. IEEE 103(3), 332\u2013354 (2015)","journal-title":"Proc. IEEE"},{"key":"21_CR2","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1016\/j.micpro.2008.10.003","volume":"33","author":"Z Ul-Abdin","year":"2009","unstructured":"Ul-Abdin, Z., Svensson, B.: Evolution in architectures and programming methodologies of coarse-grained reconfigurable computing. Microprocess. Microsyst. Embed. Hardw. Des. 33, 161\u2013178 (2009)","journal-title":"Microprocess. Microsyst. Embed. Hardw. Des."},{"key":"21_CR3","unstructured":"Hartenstein, R.: Trends in reconfigurable logic and reconfigurable computing. In: 9th International Conference on Electronics, Circuits and Systems, Dubrovnik, Croatia, vol. 2, pp. 801\u2013808 (2002)"},{"key":"21_CR4","unstructured":"Xilinx User Guide: 7 Series FPGAs Configuration. UG470, v1.11, pp. 1\u2013176, 27 September 2016"},{"key":"21_CR5","unstructured":"Bozzoli, L., Sterpone, L.: COMET: a configuration memory tool to analyze, visualize and manipulate FPGAs bitstream. In: ARCS Workshop 2018, 31st International Conference on Architecture of Computing Systems, Braunschweig, Germany, pp. 1\u20134 (2018)"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Hai, Y., Zhao, X., Liu, Y.: Reconfigurable computing availability and developing trends. In: 2015 11th International Conference on Computational Intelligence and Security, CIS, Shenzhen, pp. 138\u2013141 (2015)","DOI":"10.1109\/CIS.2015.41"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"DeHon, A., Wawrzynek, J.: Reconfigurable computing: what, why, and implications for design automation. In: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), New Orleans, LA, USA, pp. 610\u2013615 (1999)","DOI":"10.1145\/309847.310009"},{"key":"21_CR8","doi-asserted-by":"publisher","first-page":"465","DOI":"10.1109\/12.859540","volume":"49","author":"H Singh","year":"2000","unstructured":"Singh, H., Lee, M.H., Lu, G., Kurdahi, F.J., Bagherzadeh, N., Filho, E.M.C.: MorphoSys: an integrated reconfigurable system for data-parallel computation-intensive applications. IEEE Trans. Comput. 49, 465\u2013481 (2000)","journal-title":"IEEE Trans. Comput."},{"key":"21_CR9","unstructured":"DAPDNA-2 Dynamically Reconfigurable Processor product brochure. IPFlexInc., 13 March 2007"},{"key":"21_CR10","unstructured":"XPP III Processor Overview: (XPP-III_overview_WP.pdf), 13 March 2008"},{"key":"21_CR11","doi-asserted-by":"crossref","unstructured":"Mirsky, E., DeHon, A.: MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources. In: Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, pp. 157\u2013166, April 1996","DOI":"10.1109\/FPGA.1996.564808"},{"key":"21_CR12","unstructured":"Taylor, M.B., et al.: Evaluation of the RAW microprocessor: an exposed-wire-delay architecture for ILP and streams. In: Proceedings of 31st International Symposium on Computer Architecture, ISCA (2004)"},{"key":"21_CR13","unstructured":"picoArray: ASIC processing power with DSP flexibility, PC102 datasheet, 8 December 2004"},{"issue":"8","key":"21_CR14","doi-asserted-by":"publisher","first-page":"1584","DOI":"10.1109\/TC.2013.59","volume":"62","author":"JA Walker","year":"2013","unstructured":"Walker, J.A., Trefzer, M.A., Bale, S.J., Tyrrell, A.M.: PAnDA: a reconfigurable architecture that adapts to physical substrate variations. IEEE Trans. Comput. 62(8), 1584\u20131596 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"21_CR15","unstructured":"Langeheine, J., Becker, J., Folling, S., Meier, K., Schemmel, J.: A CMOS FPTA chip for intrinsic hardware evolution of analog electronic circuits. In: Proceedings of Third NASA\/DoD Workshop on Evolvable Hardware, EH-2001, Long Beach, CA, USA, pp. 172\u2013175 (2001)"},{"key":"21_CR16","doi-asserted-by":"crossref","unstructured":"Neumann, B., von Sydow, T., Blume, H., Noll, T.G.: Design flow for embedded FPGAs based on a flexible architecture template. In: 2008 Design, Automation and Test in Europe, Munich, pp. 56\u201361 (2008)","DOI":"10.1109\/DATE.2008.4484660"},{"key":"21_CR17","unstructured":"MENTA eFPGA-augmented RISC CPUs (website). \n                      http:\/\/www.menta.fr\/efpga_cpu.html"},{"key":"21_CR18","doi-asserted-by":"crossref","unstructured":"Heiner, J., Collins, N., Wirthlin, M.: Fault tolerant ICAP controller for high-reliable internal scrubbing. In: IEEE Aerospace Conference, pp. 1\u201310 (2008)","DOI":"10.1109\/AERO.2008.4526471"},{"key":"21_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"319","DOI":"10.1007\/978-3-319-78890-6_26","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"L Sterpone","year":"2018","unstructured":"Sterpone, L., Bozzoli, L.: Fast partial reconfiguration on SRAM-based FPGAs: a frame-driven routing approach. In: Voros, N., Huebner, M., Keramidas, G., Goehringer, D., Antonopoulos, C., Diniz, P.C. (eds.) ARC 2018. LNCS, vol. 10824, pp. 319\u2013330. Springer, Cham (2018). \n                      https:\/\/doi.org\/10.1007\/978-3-319-78890-6_26"},{"key":"21_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1007\/978-3-319-16214-0_11","volume-title":"Applied Reconfigurable Computing","author":"L Sterpone","year":"2015","unstructured":"Sterpone, L., Du, B.: SET-PAR: place and route tools for the mitigation of single event transients on flash-based FPGAs. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) ARC 2015. LNCS, vol. 9040, pp. 129\u2013140. Springer, Cham (2015). \n                      https:\/\/doi.org\/10.1007\/978-3-319-16214-0_11"},{"issue":"3","key":"21_CR21","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/54.867894","volume":"17","author":"F Corno","year":"2000","unstructured":"Corno, F., Reorda, M.S., Squillero, G.: RT-level ITC\u201999 benchmarks and first ATPG results. IEEE Des. Test Comput. 17(3), 44\u201353 (2000)","journal-title":"IEEE Des. Test Comput."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-17227-5_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T09:42:57Z","timestamp":1558345377000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-17227-5_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030172268","9783030172275"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-17227-5_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"29 March 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Darmstadt","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 April 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 April 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2019.tu-darmstadt.de\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"52","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"20","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"7","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"38% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}