{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T09:51:13Z","timestamp":1743069073546,"version":"3.40.3"},"publisher-location":"Cham","reference-count":14,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030172268"},{"type":"electronic","value":"9783030172275"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-17227-5_23","type":"book-chapter","created":{"date-parts":[[2019,4,1]],"date-time":"2019-04-01T19:07:34Z","timestamp":1554145654000},"page":"319-333","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Hybrid Prototyping for Manycore Design and Validation"],"prefix":"10.1007","author":[{"given":"Leonard","family":"Masing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabian","family":"Lesniak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J\u00fcrgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,3,29]]},"reference":[{"key":"23_CR1","unstructured":"Open Virtual Platforms (OVP). \n                      http:\/\/www.ovpworld.org\/"},{"key":"23_CR2","unstructured":"Synopsys Hybrid Prototyping Solution. \n                      https:\/\/www.synopsys.com\/verification\/virtual-prototyping\/virtualizer\/hybrid-prototyping.html"},{"issue":"2","key":"23_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1 (2011). \n                      https:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"23_CR4","doi-asserted-by":"publisher","unstructured":"Goossens, K., Bennebroek, M., Hur, J.Y., Wahlah, M.A.: Hardwired networks on chip in FPGAs to unify functional and configuration interconnects. In: Second ACM\/IEEE International Symposium on Networks-on-Chip, NOCS 2008. IEEE, April 2008. \n                      https:\/\/doi.org\/10.1109\/nocs.2008.4492724","DOI":"10.1109\/nocs.2008.4492724"},{"key":"23_CR5","doi-asserted-by":"publisher","unstructured":"Kamali, H.M., Hessabi, S.: AdapNoC: a fast and flexible FPGA-based NoC simulator. In: 2016 26th International Conference on Field Programmable Logic and Applications, FPL. IEEE, August 2016. \n                      https:\/\/doi.org\/10.1109\/fpl.2016.7577377","DOI":"10.1109\/fpl.2016.7577377"},{"issue":"9","key":"23_CR6","doi-asserted-by":"publisher","first-page":"1444","DOI":"10.1109\/tcad.2005.852035","volume":"24","author":"YS Kwon","year":"2005","unstructured":"Kwon, Y.S., Kyung, C.M.: Performance-driven event-based synchronization for multi-FPGA simulation accelerator with event time-multiplexing bus. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 24(9), 1444\u20131456 (2005). \n                      https:\/\/doi.org\/10.1109\/tcad.2005.852035","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"23_CR7","doi-asserted-by":"publisher","unstructured":"Lotlikar, S., Pai, V., Gratz, P.V.: AcENoCs: a configurable HW\/SW platform for FPGA accelerated NoC emulation. In: 2011 24th International Conference on VLSI Design. IEEE, January 2011. \n                      https:\/\/doi.org\/10.1109\/vlsid.2011.46","DOI":"10.1109\/vlsid.2011.46"},{"key":"23_CR8","doi-asserted-by":"publisher","unstructured":"Lyberis, S., et al.: Formic: cost-efficient and scalable prototyping of manycore architectures. In: 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. IEEE, April 2012. \n                      https:\/\/doi.org\/10.1109\/fccm.2012.20","DOI":"10.1109\/fccm.2012.20"},{"key":"23_CR9","doi-asserted-by":"publisher","unstructured":"Masing, L., Srivatsa, A., KreB, F., Anantharajaiah, N., Herkersdorf, A., Becker, J.: In-NoC circuits for low-latency cache coherence in distributed shared-memory architectures. In: 2018 IEEE 12th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC). IEEE, September 2018. \n                      https:\/\/doi.org\/10.1109\/mcsoc2018.2018.00033","DOI":"10.1109\/mcsoc2018.2018.00033"},{"key":"23_CR10","doi-asserted-by":"publisher","unstructured":"Papamichael, M.K.: Fast scalable FPGA-based Network-on-Chip simulation models. In: Ninth ACM\/IEEE International Conference on Formal Methods and Models for Codesign, MEMPCODE 2011. IEEE, July 2011. \n                      https:\/\/doi.org\/10.1109\/memcod.2011.5970513","DOI":"10.1109\/memcod.2011.5970513"},{"issue":"4","key":"23_CR11","doi-asserted-by":"publisher","first-page":"1810","DOI":"10.1109\/tie.2007.898279","volume":"54","author":"J Rodriguez-Andina","year":"2007","unstructured":"Rodriguez-Andina, J., Moure, M., Valdes, M.: Features, design tools, and application domains of FPGAs. IEEE Trans. Ind. Electron. 54(4), 1810\u20131823 (2007). \n                      https:\/\/doi.org\/10.1109\/tie.2007.898279","journal-title":"IEEE Trans. Ind. Electron."},{"key":"23_CR12","doi-asserted-by":"publisher","unstructured":"Saboori, E., Abdi, S.: Hybrid prototyping of multicore embedded systems. In: 2013 IEEE Conference Publications on Design, Automation & Test in Europe Conference & Exhibition (DATE) (2013). \n                      https:\/\/doi.org\/10.7873\/date.2013.330","DOI":"10.7873\/date.2013.330"},{"key":"23_CR13","doi-asserted-by":"publisher","unstructured":"Schreiner, S., Gorgen, R., Gruttner, K., Nebel, W.: A quasi-cycle accurate timing model for binary translation based instruction set simulators. In: 2016 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS. IEEE, July 2016. \n                      https:\/\/doi.org\/10.1109\/samos.2016.7818371","DOI":"10.1109\/samos.2016.7818371"},{"issue":"3","key":"23_CR14","doi-asserted-by":"publisher","first-page":"664","DOI":"10.1109\/tc.2012.121","volume":"63","author":"D Wang","year":"2014","unstructured":"Wang, D., Lo, C., Vasiljevic, J., Jerger, N.E., Steffan, J.G.: DART: a programmable architecture for NoC simulation on FPGAs. IEEE Trans. Comput. 63(3), 664\u2013678 (2014). \n                      https:\/\/doi.org\/10.1109\/tc.2012.121","journal-title":"IEEE Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-17227-5_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T09:42:44Z","timestamp":1558345364000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-17227-5_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030172268","9783030172275"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-17227-5_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"29 March 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Darmstadt","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 April 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 April 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.arc2019.tu-darmstadt.de\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"52","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"20","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"7","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"38% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}