{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T15:27:48Z","timestamp":1743089268565,"version":"3.40.3"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030179090"},{"type":"electronic","value":"9783030179106"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-17910-6_11","type":"book-chapter","created":{"date-parts":[[2019,4,12]],"date-time":"2019-04-12T09:06:16Z","timestamp":1555059976000},"page":"145-158","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA Based Big Data Accelerator Design in Teaching Computer Architecture and Organization"],"prefix":"10.1007","author":[{"given":"Chao","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuming","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bo","family":"Wan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aili","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuehai","family":"Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,4,13]]},"reference":[{"issue":"4","key":"11_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1121812.1121814","volume":"2","author":"DJ Jackson","year":"2005","unstructured":"Jackson, D.J., Caspi, P.: Embedded systems education: future directions, initiatives, and cooperation. ACM SIGBED Rev. 2(4), 1\u20134 (2005)","journal-title":"ACM SIGBED Rev."},{"issue":"4","key":"11_CR2","doi-asserted-by":"publisher","first-page":"407","DOI":"10.1109\/TE.2013.2246568","volume":"56","author":"A Kumar","year":"2013","unstructured":"Kumar, A., Fernando, S., Panicker, R.C.: Project-based learning in embedded systems education using an FPGA platform. IEEE Trans. Educ. 56(4), 407\u2013415 (2013)","journal-title":"IEEE Trans. Educ."},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Han, S., et al.: ESE: efficient speech recognition engine with sparse LSTM on FPGA. In: FPGA, pp. 75\u201384 (2017)","DOI":"10.1145\/3020078.3021745"},{"issue":"3","key":"11_CR4","doi-asserted-by":"publisher","first-page":"436","DOI":"10.1109\/TE.2008.930096","volume":"52","author":"H Mitsui","year":"2009","unstructured":"Mitsui, H., Kambe, H., Koizumi, H.: Use of student experiments for teaching embedded software development including HW\/SW co-design. IEEE Trans. Educ. 52(3), 436\u2013443 (2009)","journal-title":"IEEE Trans. Educ."},{"issue":"3","key":"11_CR5","first-page":"513","volume":"36","author":"C Wang","year":"2017","unstructured":"Wang, C., Gong, L., Yu, Q., Li, X., Xie, Y., Zhou, X.: DLAU: a scalable deep learning accelerator unit on FPGA. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(3), 513\u2013517 (2017)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"1","key":"11_CR6","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1002\/cae.20448","volume":"21","author":"P Buli\u0107","year":"2013","unstructured":"Buli\u0107, P., Gu\u0161tin, V., \u0160onc, D., \u0160trancar, A.: An FPGA-based integrated environment for computer architecture. Comput. Appl. Eng. Educ. 21(1), 26\u201335 (2013)","journal-title":"Comput. Appl. Eng. Educ."},{"issue":"1","key":"11_CR7","first-page":"5","volume":"1","author":"SLL Lu","year":"2008","unstructured":"Lu, S.L.L., Yiannacouras, P., Suh, T., Kassa, R., Konow, M.: A desktop computer with a reconfigurable pentium\u00ae. ACM Trans. Reconfigurable Technol. Syst. (TRETS) 1(1), 5 (2008)","journal-title":"ACM Trans. Reconfigurable Technol. Syst. (TRETS)"},{"issue":"4","key":"11_CR8","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1109\/TE.2008.930097","volume":"52","author":"B Nikolic","year":"2009","unstructured":"Nikolic, B., Radivojevic, Z., Djordjevic, J., Milutinovic, V.: A survey and evaluation of simulators suitable for teaching courses in computer architecture and organization. IEEE Trans. Educ. 52(4), 449\u2013458 (2009)","journal-title":"IEEE Trans. Educ."},{"issue":"3","key":"11_CR9","doi-asserted-by":"publisher","first-page":"306","DOI":"10.1109\/TE.2007.910434","volume":"51","author":"P Schaumont","year":"2008","unstructured":"Schaumont, P.: A senior-level course in hardware\u2013software codesign. IEEE Trans. Educ. 51(3), 306\u2013311 (2008)","journal-title":"IEEE Trans. Educ."},{"issue":"2","key":"11_CR10","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TE.2010.2102027","volume":"54","author":"O Ozturk","year":"2011","unstructured":"Ozturk, O.: Multicore education through simulation. IEEE Trans. Educ. 54(2), 203\u2013209 (2011)","journal-title":"IEEE Trans. Educ."},{"issue":"4","key":"11_CR11","doi-asserted-by":"publisher","first-page":"675","DOI":"10.1109\/TE.2011.2107911","volume":"54","author":"SN Soares","year":"2011","unstructured":"Soares, S.N., Wagner, F.R.: T&D-bench\u2014innovative combined support for education and research in computer architecture and embedded systems. IEEE Trans. Educ. 54(4), 675\u2013682 (2011)","journal-title":"IEEE Trans. Educ."},{"issue":"2","key":"11_CR12","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1109\/TE.2011.2169065","volume":"55","author":"E Todorovich","year":"2012","unstructured":"Todorovich, E., Marone, J.A., Vazquez, M.: Introducing programmable logic to undergraduate engineering students in a digital electronics course. IEEE Trans. Educ. 55(2), 255\u2013262 (2012)","journal-title":"IEEE Trans. Educ."},{"issue":"3","key":"11_CR13","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1109\/TE.2011.2175227","volume":"55","author":"JH Lee","year":"2012","unstructured":"Lee, J.H., Lee, S.E., Yu, H.C., Suh, T.: Pipelined CPU design with FPGA in teaching computer architecture. IEEE Trans. Educ. 55(3), 341\u2013348 (2012)","journal-title":"IEEE Trans. Educ."},{"issue":"2","key":"11_CR14","doi-asserted-by":"publisher","first-page":"180","DOI":"10.1109\/TE.2011.2159795","volume":"55","author":"C Ttofis","year":"2012","unstructured":"Ttofis, C., Theocharides, T., Michael, M.K.: FPGA-based laboratory assignments for NoC-based manycore systems. IEEE Trans. Educ. 55(2), 180\u2013189 (2012)","journal-title":"IEEE Trans. Educ."},{"issue":"4","key":"11_CR15","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1145\/1121812.1121823","volume":"2","author":"SA Edwards","year":"2005","unstructured":"Edwards, S.A.: Experiences teaching an FPGA-based embedded systems class. ACM SIGBED Rev. 2(4), 56\u201362 (2005)","journal-title":"ACM SIGBED Rev."},{"issue":"1","key":"11_CR16","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/TE.2003.817618","volume":"47","author":"JW Bruce","year":"2004","unstructured":"Bruce, J.W., Harden, J.C., Reese, R.B.: Cooperative and progressive design experience for embedded systems. IEEE Trans. Educ. 47(1), 83\u201392 (2004)","journal-title":"IEEE Trans. Educ."},{"issue":"3","key":"11_CR17","doi-asserted-by":"publisher","first-page":"500","DOI":"10.1145\/1086519.1086522","volume":"4","author":"P Koopman","year":"2005","unstructured":"Koopman, P., et al.: Undergraduate embedded system education at carnegie mellon. ACM Trans. Embed. Comput. Syst. (TECS) 4(3), 500\u2013528 (2005)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"4","key":"11_CR18","doi-asserted-by":"publisher","first-page":"502","DOI":"10.1109\/TE.2004.825926","volume":"47","author":"TS Hall","year":"2004","unstructured":"Hall, T.S., Hamblen, J.O.: System-on-a-programmable-chip development platforms in the classroom. IEEE Trans. Educ. 47(4), 502\u2013507 (2004)","journal-title":"IEEE Trans. Educ."},{"issue":"2","key":"11_CR19","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1109\/TE.2004.842911","volume":"48","author":"A Bindal","year":"2005","unstructured":"Bindal, A., Mann, S., Ahmed, B.N., Raimundo, L.A.: An undergraduate system-on-chip (SoC) course for computer engineering students. IEEE Trans. Educ. 48(2), 279\u2013289 (2005)","journal-title":"IEEE Trans. Educ."},{"issue":"1","key":"11_CR20","doi-asserted-by":"publisher","first-page":"9","DOI":"10.1145\/1534480.1534489","volume":"6","author":"A Hansson","year":"2009","unstructured":"Hansson, A., Akesson, B., Van Meerbergen, J.: Multi-processor programming in the embedded system curriculum. ACM SIGBED Rev. 6(1), 9 (2009)","journal-title":"ACM SIGBED Rev."},{"key":"11_CR21","unstructured":"Feist, T.: Vivado design suite. White Paper 5 (2012)"},{"key":"11_CR22","doi-asserted-by":"crossref","unstructured":"O\u2019Loughlin, D., Coffey, A., Callaly, F., Lyons, D., Morgan, F.: Xilinx Vivado high level synthesis: case studies (2014)","DOI":"10.1049\/cp.2014.0713"}],"container-title":["Lecture Notes in Computer Science","Cyber Physical Systems. Design, Modeling, and Evaluation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-17910-6_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T09:57:32Z","timestamp":1558346252000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-17910-6_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030179090","9783030179106"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-17910-6_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"13 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CyPhy","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Design, Modeling, and Evaluation of Cyber Physical Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Seoul","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Korea (Republic of)","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2017","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 October 2017","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 October 2017","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cyphy2017","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/2017.cyphy.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"16","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"10","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"2","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"63% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"2,5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"1,3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}