{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T05:30:43Z","timestamp":1743139843298,"version":"3.40.3"},"publisher-location":"Cham","reference-count":10,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030186555"},{"type":"electronic","value":"9783030186562"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-18656-2_12","type":"book-chapter","created":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T22:20:47Z","timestamp":1557786047000},"page":"156-167","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Dynamic Scheduling of Pipelined Functional Units in Coarse-Grained Reconfigurable Array Elements"],"prefix":"10.1007","author":[{"given":"Philipp S.","family":"K\u00e4sgen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Markus","family":"Weinhardt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Hochberger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,4,25]]},"reference":[{"issue":"2","key":"12_CR1","doi-asserted-by":"publisher","first-page":"163","DOI":"10.1007\/s11227-005-0290-3","volume":"32","author":"S Gatzka","year":"2005","unstructured":"Gatzka, S., Hochberger, C.: The AMIDAR class of reconfigurable processors. J. Supercomput. 32(2), 163\u2013181 (2005)","journal-title":"J. Supercomput."},{"key":"12_CR2","unstructured":"Goldstein, S., et al.: PipeRench: a coprocessor for streaming multimedia acceleration. In: Proceedings of the 26th Interntional Symposium on Computer Architecture (Cat. No. 99CB36367), pp. 28\u201339 (1999)"},{"issue":"5","key":"12_CR3","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/MM.2012.51","volume":"32","author":"V Govindaraju","year":"2012","unstructured":"Govindaraju, V., et al.: DySER: unifying functionality and parallelism specialization for energy-efficient computing. IEEE Micro 32(5), 38\u201351 (2012)","journal-title":"IEEE Micro"},{"key":"12_CR4","unstructured":"Grossman, J.: Cheap out-of-order execution using delayed issue. In: Proceedings 2000 International Conference on Computer Design(ICCD), p. 549, September 2000"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"K\u00e4sgen, P.S., Weinhardt, M., Hochberger, C.: A coarse-grained reconfigurable array for high-performance computing applications. In: 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20134. IEEE (2018)","DOI":"10.1109\/RECONFIG.2018.8641720"},{"key":"12_CR6","unstructured":"Lu, G., Singh, H., Lee, M.H., Bagherzadeh, N., Kurdahi, F.J., Filho, E.M.C.: The MorphoSys parallel reconfigurable system. In: European Conference on Parallel Processing, pp. 727\u2013734 (1999). \n                      citeseer.ist.psu.edu\/461299.html"},{"key":"12_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume-title":"Field Programmable Logic and Application","author":"B Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 61\u201370. Springer, Heidelberg (2003). \n                      https:\/\/doi.org\/10.1007\/978-3-540-45234-8_7"},{"issue":"2","key":"12_CR8","doi-asserted-by":"publisher","first-page":"4:1","DOI":"10.1145\/1233307.1233308","volume":"25","author":"S Swanson","year":"2007","unstructured":"Swanson, S., et al.: The wavescalar architecture. ACM Trans. Comput. Syst. 25(2), 4:1\u20134:54 (2007)","journal-title":"ACM Trans. Comput. Syst."},{"key":"12_CR9","doi-asserted-by":"crossref","unstructured":"Thornton, J.: Parallel operation in the control data 6600. In: AFIPS 64 (Fall, Part II): Proceedings of the Fall Joint Computer Conference, Part II: Very High Speed Computer Systems, 27\u201329 October 1964 (1964)","DOI":"10.1145\/1464039.1464045"},{"issue":"1","key":"12_CR10","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1147\/rd.111.0025","volume":"11","author":"RM Tomasulo","year":"1967","unstructured":"Tomasulo, R.M.: An efficient algorithm for exploiting multiple arithmetic units. IBM J. Res. Dev. 11(1), 25\u201333 (1967)","journal-title":"IBM J. Res. Dev."}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2019"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-18656-2_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T10:35:44Z","timestamp":1558348544000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-18656-2_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030186555","9783030186562"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-18656-2_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Copenhagen","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Denmark","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 May 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 May 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"32","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/arcs2019.itec.kit.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"40","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"24","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"60% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"3.75","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"2.6","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}