{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T09:28:32Z","timestamp":1761989312878,"version":"3.40.3"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030186555"},{"type":"electronic","value":"9783030186562"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-18656-2_9","type":"book-chapter","created":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T22:20:47Z","timestamp":1557786047000},"page":"115-127","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Leros: The Return of the Accumulator Machine"],"prefix":"10.1007","author":[{"given":"Martin","family":"Schoeberl","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Morten Borup","family":"Petersen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,4,25]]},"reference":[{"key":"9_CR1","unstructured":"Altera Corporation: Nios II processor reference handbook, version NII5V1-11.0, May 2011. \n                      http:\/\/www.altera.com\/literature\/lit-nio2.jsp"},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Bachrach, J., et al.: Chisel: constructing hardware in a scala embedded language. In: The 49th Annual Design Automation Conference (DAC 2012), pp. 1216\u20131225. ACM, San Francisco, June 2012","DOI":"10.1145\/2228360.2228584"},{"issue":"3","key":"9_CR3","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1006\/jmca.1994.1015","volume":"17","author":"J Danecek","year":"1994","unstructured":"Danecek, J., Drapal, F., Pluhacek, A., Salcic, Z., Servit, M.: DOP-a simple processor for custom computing machines. J. Microcomput. Appl. 17(3), 239\u2013253 (1994). \n                      https:\/\/doi.org\/10.1006\/jmca.1994.1015","journal-title":"J. Microcomput. Appl."},{"key":"9_CR4","unstructured":"EEMBC: Coremark - an EEMBC benchmark (2018). \n                      https:\/\/www.eembc.org\/coremark\/\n                      \n                    . Accessed 12 Dec 2018"},{"key":"9_CR5","unstructured":"EEMBC: Coremark benchmark score - stmicroelectronics stm32l053 (2018). \n                      https:\/\/www.eembc.org\/benchmark\/reports\/benchreport.php?suite=CORE&bench_scores=1689\n                      \n                    . Accessed 12 Dec 2018"},{"key":"9_CR6","unstructured":"Gaisler, J.: A portable and fault-tolerant microprocessor based on the SPARC v8 architecture. In: DSN 2002, Proceedings of the 2002 International Conference on Dependable Systems and Networks, p. 409. IEEE Computer Society, Washington, DC, USA (2002). \n                      http:\/\/doi.ieeecomputersociety.org\/10.1109\/DSN.2002.1028926"},{"key":"9_CR7","unstructured":"Gwennap, L.: Esperanto makes out RISC-V. Technical report, The Linley Group, Microprocessor Report, December (2018)"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Hempel, G., Hochberger, C.: A resource optimized processor core for FPGA based SoCs. In: Kubatova, H. (ed.) Proceedings of the 10th Euromicro Conference on Digital System Design (DSD 2007), pp. 51\u201358. IEEE (2007)","DOI":"10.1109\/DSD.2007.4341449"},{"issue":"12","key":"9_CR9","doi-asserted-by":"publisher","first-page":"1221","DOI":"10.1109\/TC.1984.1676395","volume":"C\u201333","author":"JL Hennessy","year":"1984","unstructured":"Hennessy, J.L.: VLSI processor architecture. IEEE Trans. Comput. C\u201333(12), 1221\u20131246 (1984). \n                      https:\/\/doi.org\/10.1109\/TC.1984.1676395","journal-title":"IEEE Trans. Comput."},{"key":"9_CR10","unstructured":"Lattner, C., Adve, V.S.: LLVM: a compilation framework for lifelong program analysis & transformation. In: International Symposium on Code Generation and Optimization (CGO 2004), pp. 75\u201388. IEEE Computer Society (2004)"},{"key":"9_CR11","doi-asserted-by":"publisher","unstructured":"Nakatsuka, H., Tanaka, Y., Chu, T.V., Takamaeda-Yamazaki, S., Kise, K.: Ultrasmall: the smallest MIPS soft processor. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134, September 2014. \n                      https:\/\/doi.org\/10.1109\/FPL.2014.6927387","DOI":"10.1109\/FPL.2014.6927387"},{"issue":"1","key":"9_CR12","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1145\/2465.214917","volume":"28","author":"DA Patterson","year":"1985","unstructured":"Patterson, D.A.: Reduced instruction set computers. Commun. ACM 28(1), 8\u201321 (1985). \n                      https:\/\/doi.org\/10.1145\/2465.214917","journal-title":"Commun. ACM"},{"key":"9_CR13","unstructured":"Patterson, D.A., Sequin, C.H.: RISC I: a reduced instruction set VLSI computer. In: Proceedings of the 8th Annual Symposium on Computer Architecture, ISCA 1981, pp. 443\u2013457. IEEE Computer Society Press, Los Alamitos (1981)"},{"key":"9_CR14","unstructured":"Petersen, M.B.: A compiler backend and toolchain for the leros architecture. B.Sc. Engineering thesis, Technical University of Denmark (2019)"},{"key":"9_CR15","doi-asserted-by":"publisher","unstructured":"Robinson, J., Vafaee, S., Scobbie, J., Ritche, M., Rose, J.: The supersmall soft processor. In: 2010 VI Southern Programmable Logic Conference (SPL), pp. 3\u20138, March 2010. \n                      https:\/\/doi.org\/10.1109\/SPL.2010.5483016","DOI":"10.1109\/SPL.2010.5483016"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Schoeberl, M.: Leros: a tiny microcontroller for FPGAs. In: Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL 2011), pp. 10\u201314. IEEE Computer Society, Chania, September 2011","DOI":"10.1109\/FPL.2011.13"},{"key":"9_CR17","unstructured":"Schoeberl, M.: Digital Design with Chisel. TBD V 0.1 (2018). \n                      https:\/\/github.com\/schoeberl\/chisel-book"},{"key":"9_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1007\/978-3-319-77610-1_2","volume-title":"Architecture of Computing Systems \u2013 ARCS 2018","author":"M Schoeberl","year":"2018","unstructured":"Schoeberl, M.: Lipsi: probably the smallest processor in the world. In: Berekovic, M., Buchty, R., Hamann, H., Koch, D., Pionteck, T. (eds.) ARCS 2018. LNCS, vol. 10793, pp. 18\u201330. Springer, Cham (2018). \n                      https:\/\/doi.org\/10.1007\/978-3-319-77610-1_2"},{"key":"9_CR19","unstructured":"Waterman, A.: Design of the RISC-V instruction set architecture. Ph.D. thesis, EECS Department, University of California, Berkeley, January 2016"},{"key":"9_CR20","doi-asserted-by":"publisher","DOI":"10.1145\/358274.358283","author":"RP Weicker","year":"1984","unstructured":"Weicker, R.P.: Dhrystone: a synthetic systems programming benchmark. Commun. ACM (1984). \n                      https:\/\/doi.org\/10.1145\/358274.358283","journal-title":"Commun. ACM"},{"key":"9_CR21","unstructured":"Xilinx: PicoBlaze 8-bit embedded microcontroller user guide (2010)"},{"key":"9_CR22","unstructured":"Xilinx Inc.: MicroBlaze processor reference guide, version 9.0 (2008)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2019"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-18656-2_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T10:36:02Z","timestamp":1558348562000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-18656-2_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030186555","9783030186562"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-18656-2_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"25 April 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Copenhagen","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Denmark","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 May 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 May 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"32","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/arcs2019.itec.kit.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"40","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"24","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"60% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"3.75","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"2.6","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}