{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T12:39:22Z","timestamp":1743079162701,"version":"3.40.3"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030191528"},{"type":"electronic","value":"9783030191535"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-19153-5_55","type":"book-chapter","created":{"date-parts":[[2019,5,6]],"date-time":"2019-05-06T12:33:13Z","timestamp":1557145993000},"page":"537-549","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Test Scheduling of Interposer-Based 2.5-D ICs Using Enhanced Differential Evolution Algorithm"],"prefix":"10.1007","author":[{"given":"Deng","family":"Libao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sun","family":"Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fu","family":"Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,5,7]]},"reference":[{"key":"55_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54714-5","volume-title":"Testing of Interposer-Based 2.5D Integrated Circuits","author":"R Wang","year":"2017","unstructured":"Wang, R., Chakrabarty, K.: Testing of Interposer-Based 2.5D Integrated Circuits. Springer, Heidelberg (2017). \n                    https:\/\/doi.org\/10.1007\/978-3-319-54714-5"},{"issue":"9","key":"55_CR2","doi-asserted-by":"publisher","first-page":"1410","DOI":"10.1109\/TCAD.2014.2331336","volume":"33","author":"R Wang","year":"2014","unstructured":"Wang, R., Chakrabarty, K., Eklow, B.: Scan-based testing of post-bond silicon interposer interconnects in 2.5-D ICs. Comput. Aided Des. Integr. Circ. Syst. 33(9), 1410\u20131423 (2014)","journal-title":"Comput. Aided Des. Integr. Circ. Syst."},{"issue":"99","key":"55_CR3","first-page":"1","volume":"PP","author":"R Wang","year":"2017","unstructured":"Wang, R., Chakrabarty, K.: Tackling test challenges for interposer-based 2.5D integrated circuits. IEEE Des. Test PP(99), 1 (2017)","journal-title":"IEEE Des. Test"},{"key":"55_CR4","doi-asserted-by":"crossref","unstructured":"Huang, S.Y., Zheng, C.C.: Die-to-die clock skew characterization and tuning for 2.5D ICs. In: Asian Test Symposium, pp. 221\u2013226. IEEE (2016)","DOI":"10.1109\/ATS.2016.11"},{"key":"55_CR5","unstructured":"Zou, W., Reddy, S.M., Pomeranz, I., et al.: SOC test scheduling using simulated annealing. In: IEEE VLSI Test Symposium, p. 325. IEEE Computer Society (2003)"},{"issue":"2","key":"55_CR6","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1023\/A:1014916913577","volume":"18","author":"V Iyengar","year":"2002","unstructured":"Iyengar, V., Chakrabarty, K., Marinissen, E.J.: Test wrapper and test access mechanism co-optimization for system-on-chip. J. Electron. Test. 18(2), 213\u2013230 (2002)","journal-title":"J. Electron. Test."},{"issue":"10","key":"55_CR7","first-page":"2363","volume":"36","author":"LB Deng","year":"2015","unstructured":"Deng, L.B., Zhang, B.Q., Bian, X.L., et al.: Wrapper scan chains balance algorithm based on separation and recombination of integer-float portions. Chin. J. Scientific Instrum. 36(10), 2363\u20132371 (2015)","journal-title":"Chin. J. Scientific Instrum."},{"issue":"10","key":"55_CR8","doi-asserted-by":"publisher","first-page":"1163","DOI":"10.1109\/43.875306","volume":"19","author":"K Chakrabarty","year":"2000","unstructured":"Chakrabarty, K.: Test scheduling for core-based systems using mixed-integer linear programming. IEEE Trans. CAD 19(10), 1163\u20131174 (2000)","journal-title":"IEEE Trans. CAD"},{"key":"55_CR9","doi-asserted-by":"crossref","unstructured":"Wu, X., Chen, Y., Chakrabarty, K., et al.: Test-access mechanism optimization for core-based three-dimensional SOCs. In: IEEE International Conference on Computer Design, pp. 212\u2013218. IEEE (2008)","DOI":"10.1109\/ICCD.2008.4751864"},{"key":"55_CR10","unstructured":"Jiang, L., Huang, L., Xu, Q.: Test architecture design and optimization for three-dimensional SoCs. In: Design, Automation and Test in Europe Conference and Exhibition, pp. 220\u2013225. IEEE (2009)"},{"key":"55_CR11","doi-asserted-by":"crossref","unstructured":"Noia, B., Chakrabarty, K., Marinissen, E.J.: Optimization methods for post-bond die-internal\/external testing in 3D stacked ICs. In: Test Conference, pp. 1\u20139. IEEE Xplore (2010)","DOI":"10.1109\/TEST.2010.5699219"},{"key":"55_CR12","doi-asserted-by":"crossref","unstructured":"Noia, B., Goel, S.K., Chakrabarty, K., et al.: Test-architecture optimization for TSV-based 3D stacked ICs. In: Test Symposium, pp. 24\u201329. IEEE (2010)","DOI":"10.1109\/ETSYM.2010.5512787"},{"issue":"11","key":"55_CR13","doi-asserted-by":"publisher","first-page":"1705","DOI":"10.1109\/TCAD.2011.2160177","volume":"30","author":"B Noia","year":"2011","unstructured":"Noia, B., Goel, S.K., et al.: Test-architecture optimization and test scheduling for TSV-based 3-D stacked ICs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 30(11), 1705\u20131718 (2011)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"55_CR14","doi-asserted-by":"crossref","unstructured":"Lewis, D.L., Panth, S., Zhao, X., et al.: Designing 3D test wrappers for pre-bond and post-bond test of 3D embedded cores. In: IEEE International Conference on Computer Design, pp. 90\u201395. IEEE (2011)","DOI":"10.1109\/ICCD.2011.6081381"},{"key":"55_CR15","doi-asserted-by":"crossref","unstructured":"Roy, S.K., Giri, C., Ghosh, S., et al.: Wrapper design of embedded cores for three dimensional system-on-chips (SoC) using available TSVs. In: IEEE International Midwest Symposium on Circuits and Systems, pp. 1\u20134. IEEE (2011)","DOI":"10.1109\/MWSCAS.2011.6026269"},{"issue":"3","key":"55_CR16","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1049\/iet-cdt.2009.0111","volume":"5","author":"B Noia","year":"2011","unstructured":"Noia, B., Chakrabarty, K.: Test-wrapper optimisation for embedded cores in through-silicon via-based three-dimensional system on chips. IET Comput. Digital Tech. 5(3), 186\u2013197 (2011)","journal-title":"IET Comput. Digital Tech."},{"key":"55_CR17","doi-asserted-by":"crossref","unstructured":"Wang, S., Wang, R., Chakrabarty, K., et al.: Multicast test architecture and test scheduling for interposer-based 2.5D ICs. In: Asian Test Symposium, pp. 86\u201391. IEEE (2016)","DOI":"10.1109\/ATS.2016.42"},{"key":"55_CR18","doi-asserted-by":"crossref","unstructured":"Lu, S.K., Li, H.M., Hashizume, M., et al.: Efficient test length reduction techniques for interposer-based 2.5D ICs. In: International Symposium on VLSI Design, Automation and Test, pp. 1\u20134. IEEE (2014)","DOI":"10.1109\/VLSI-DAT.2014.6834878"},{"key":"55_CR19","unstructured":"Gupta, B.S., Ingelsson, U., Larsson, E.: Scheduling tests for 3D stacked chips under power constraints. In: Sixth IEEE International Symposium on Electronic Design, Test and Application, pp. 72\u201377. IEEE Computer Society (2011)"},{"key":"55_CR20","doi-asserted-by":"crossref","unstructured":"Vinay, N.S., Rawaty, I., Larssonz, E., et al.: Thermal aware test scheduling for stacked multi-chip-modules. In: Design and Test Symposium, pp. 343\u2013349. IEEE (2010)","DOI":"10.1109\/EWDTS.2010.5742053"},{"key":"55_CR21","doi-asserted-by":"crossref","unstructured":"Millican, S.K., Saluja, K.K.: Linear programming formulations for thermal-aware test scheduling of 3D-stacked integrated circuits. In: Test Symposium, pp. 37\u201342. IEEE (2012)","DOI":"10.1109\/ATS.2012.28"},{"issue":"9","key":"55_CR22","doi-asserted-by":"publisher","first-page":"1621","DOI":"10.1109\/TVLSI.2011.2160410","volume":"20","author":"L Jiang","year":"2012","unstructured":"Jiang, L., Xu, Q., Chakrabarty, K., et al.: Integrated test-architecture optimization and thermal-aware test scheduling for 3-D SoCs under pre-bond test-pin-count constraint. IEEE Trans. Very Large Scale Integr. Syst. 20(9), 1621\u20131633 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"3","key":"55_CR23","doi-asserted-by":"publisher","first-page":"409","DOI":"10.1109\/TC.2008.169","volume":"58","author":"S Goel","year":"2009","unstructured":"Goel, S., Marinissen, E.J., Sehgal, A., et al.: Testing of SoCs with hierarchical cores: common fallacies, test access optimization, and test scheduling. IEEE Trans. Comput. 58(3), 409\u2013423 (2009)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"55_CR24","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1023\/A:1008202821328","volume":"11","author":"R Storn","year":"1997","unstructured":"Storn, R., Price, K.V.: Differential evolution\u2013a simple and efficient heuristic for global optimization over continuous spaces. J. Global Optim. 11(4), 341\u2013359 (1997)","journal-title":"J. Global Optim."},{"key":"55_CR25","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-31306-0","volume-title":"Differential Evolution\u2013A Practical Approach to Global Optimization","author":"R Storn","year":"2005","unstructured":"Storn, R., Price, K.V., Lampinen, J.: Differential Evolution\u2013A Practical Approach to Global Optimization. Springer, Berlin (2005). \n                    https:\/\/doi.org\/10.1007\/3-540-31306-0"},{"issue":"99","key":"55_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/ACCESS.2017.2672722","volume":"PP","author":"LB Deng","year":"2017","unstructured":"Deng, L.B., Wang, S., Qiao, L.Y., et al.: DE-RCO: rotating crossover operator with multiangle searching strategy for adaptive differential evolution. IEEE Access PP(99), 1 (2017)","journal-title":"IEEE Access"},{"key":"55_CR27","unstructured":"Chi, C.C., Wu, C.W., Wang, M.J., et al.: 3D-IC interconnect test, diagnosis, and repair. In: VLSI Test Symposium, pp. 1\u20136. IEEE (2013)"},{"key":"55_CR28","unstructured":"Cadix, L.: Lifting the veil on silicon interposer pricing (2012). \n                    http:\/\/electroiq.com\/blog\/articles\/2012\/12\/lifting-the-veil-on-silicon-interposer-pricing\/"}],"container-title":["Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering","Wireless and Satellite Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-19153-5_55","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,21]],"date-time":"2019-05-21T01:39:34Z","timestamp":1558402774000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-19153-5_55"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030191528","9783030191535"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-19153-5_55","relation":{},"ISSN":["1867-8211","1867-822X"],"issn-type":[{"type":"print","value":"1867-8211"},{"type":"electronic","value":"1867-822X"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"7 May 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"WiSATS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Wireless and Satellite Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Harbin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12 January 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 January 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"psats2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/psats.eu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"http:\/\/confy.eai.eu\/","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"289","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"138","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"48% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information"}}]}}