{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T19:27:19Z","timestamp":1743103639927,"version":"3.40.3"},"publisher-location":"Cham","reference-count":7,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030223533"},{"type":"electronic","value":"9783030223540"}],"license":[{"start":{"date-parts":[[2019,6,21]],"date-time":"2019-06-21T00:00:00Z","timestamp":1561075200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-22354-0_39","type":"book-chapter","created":{"date-parts":[[2019,6,20]],"date-time":"2019-06-20T07:02:51Z","timestamp":1561014171000},"page":"442-452","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Self-partial Reconfiguration Framework with Configuration Data Compression for Intel FPGAs"],"prefix":"10.1007","author":[{"given":"Shota","family":"Fukui","sequence":"first","affiliation":[]},{"given":"Yuichi","family":"Kawamata","sequence":"additional","affiliation":[]},{"given":"Yuichiro","family":"Shibata","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,6,21]]},"reference":[{"issue":"3","key":"39_CR1","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1109\/TIT.1966.1053907","volume":"12","author":"S Golomb","year":"1966","unstructured":"Golomb, S.: Run-length encodings (Corresp.). IEEE Trans. Inf. Theory 12(3), 399\u2013401 (1966)","journal-title":"IEEE Trans. Inf. Theory"},{"key":"39_CR2","unstructured":"Intel: Working with In-System Memory Content Editor Data. \n                    https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/quartushelp\/15.0\/mergedProjects\/program\/red\/red_pro_import_export.htm"},{"key":"39_CR3","unstructured":"Intel: Embedded Memory Blocks in Intel Arria 10 Devices (2014). \n                    https:\/\/www.intel.co.jp\/content\/dam\/altera-www\/global\/ja_JP\/pdfs\/literature\/hb\/arria-10\/a10_memory_j.pdf"},{"key":"39_CR4","unstructured":"Intel: Partial Reconfiguration IP Core User Guide (2015). \n                    https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug_partrecon.pdf"},{"key":"39_CR5","unstructured":"Intel: Embedded Memory in Intel Stratix 10 User Guide (2017). \n                    https:\/\/www.intel.co.jp\/content\/www\/jp\/ja\/programmable\/documentation\/vgo1439451000304.html#exy1480422175886"},{"key":"39_CR6","unstructured":"Intel: How To Use In-System Memory Content Editor (2017). \n                    https:\/\/www.youtube.com\/watch?v=YI34AoA74_c"},{"key":"39_CR7","unstructured":"Intel: Partially Reconfiguring a Design on Intel Arria 10 GX FPGA Development Bord (2018). \n                    https:\/\/www.intel.com\/content\/www\/us\/en\/programmable\/documentation\/ihj1482170009390.html"}],"container-title":["Advances in Intelligent Systems and Computing","Complex, Intelligent, and Software Intensive Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-22354-0_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,28]],"date-time":"2019-06-28T21:38:20Z","timestamp":1561757900000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-22354-0_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,21]]},"ISBN":["9783030223533","9783030223540"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-22354-0_39","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2019,6,21]]},"assertion":[{"value":"21 June 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CISIS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Conference on Complex, Intelligent, and Software Intensive Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Sydney, NSW","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Australia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"coisis2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}