{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T06:44:13Z","timestamp":1726037053739},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030231613"},{"type":"electronic","value":"9783030231620"}],"license":[{"start":{"date-parts":[[2019,7,11]],"date-time":"2019-07-11T00:00:00Z","timestamp":1562803200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-23162-0_35","type":"book-chapter","created":{"date-parts":[[2019,7,10]],"date-time":"2019-07-10T08:12:15Z","timestamp":1562746335000},"page":"390-399","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Design of Energy Efficient ALU Using Clock Gating for a Sensor Node"],"prefix":"10.1007","author":[{"given":"M.","family":"Sharath","sequence":"first","affiliation":[]},{"given":"G.","family":"Poornima","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,7,11]]},"reference":[{"issue":"2","key":"35_CR1","doi-asserted-by":"publisher","first-page":"313","DOI":"10.1109\/TVLSI.2013.2238645","volume":"22","author":"C Walravens","year":"2014","unstructured":"Walravens, C., Dehaene, W.: Low-power digital signal processor architecture for wireless sensor nodes. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(2), 313\u2013321 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"35_CR2","doi-asserted-by":"crossref","unstructured":"Jasmin C.S., Mathew, A.P.: Power efficient comparator architecture for wireless sensor nodes. In: International Conference on Emerging Technological Trends (ICETT), p. 978-1-5090-3751 (2016)","DOI":"10.1109\/ICETT.2016.7873704"},{"key":"35_CR3","doi-asserted-by":"crossref","unstructured":"Hemapriya, K., Karthikeyan, R.: Low-power folded tree architecture and multi-bit flip-flop merging technique for WSN nodes. In: International Conference on Information Communication and Embedded Systems, p. 978-1-4799-3834 (2014)","DOI":"10.1109\/ICICES.2014.7034146"},{"key":"35_CR4","doi-asserted-by":"crossref","unstructured":"Ranjithkumar, K., Anandharajan, T.R.V.: DSP architecture with folded tree for power constraint devices. In: Sixth International Conference on Advanced Computing (ICoAC), p. 978-1-4799-81S9 (2014)","DOI":"10.1109\/ICoAC.2014.7229757"},{"key":"35_CR5","doi-asserted-by":"crossref","unstructured":"Le, D.-H., Sugii, N., Kamohara, S., Nguyen, X.-T., Ishibashi, K., Pham, C.-K.: Design of a Low-power fixed-point 16-bit digital signal processor using 65\u00a0nm SOTB process. In: 2015 International Conference on IC Design & Technology (ICICDT) (2015)","DOI":"10.1109\/ICICDT.2015.7165918"},{"key":"35_CR6","doi-asserted-by":"crossref","unstructured":"Ferdous, T.: Design and FPGA-based implementation of a high performance 32-bit DSP processor. In: 2012 15th International Conference on Computer and Information Technology (ICCIT), p. 978-1-4673-4836 (2012)","DOI":"10.1109\/ICCITechn.2012.6509808"},{"issue":"4B","key":"35_CR7","first-page":"282","volume":"51","author":"X-T Nguyen","year":"2013","unstructured":"Nguyen, X.-T., Huu, T.H., Le, D.H.: An ASIC implementation of 16-bit fixed-point digital signal processor. J. Sci. Technol. 51(4B), 282\u2013289 (2013)","journal-title":"J. Sci. Technol."},{"key":"35_CR8","doi-asserted-by":"crossref","unstructured":"Shaer, L., Nahlus, I., Merhi, J., Kayssi, A., Chehab, A.: Low-power digital signal processor design for a hearing aid. In: 2013 4th Annual International Conference on Energy Aware Computing Systems and Applications (ICEAC), p. 978-1-4799-2543 (2013)","DOI":"10.1109\/ICEAC.2013.6737634"},{"key":"35_CR9","unstructured":"Shinde, J., Salankar, S.S.: Clock gating\u2014a power optimizing technique for VLSI circuits. In: India Conference (INDICON), 2011"},{"key":"35_CR10","doi-asserted-by":"crossref","unstructured":"Kulkarni, R., Kulkarni, S.Y.: Power analysis and comparison of clock gated techniques implemented on a 16-bit ALU. In: Proceedings of International Conference on Circuits, Communication, Control and Computing (I4C 2014), p. 978-1-4799-5364 (2014)","DOI":"10.1109\/CIMCA.2014.7057835"},{"key":"35_CR11","doi-asserted-by":"crossref","unstructured":"Shrivastava, G., Singh, S.: Power optimization of sequential circuit based ALU using gated clock pulse enable logic. In: International Conference on Computational Intelligence and Communication Networks, p. 978-1-4799-6929-6 (2014)","DOI":"10.1109\/CICN.2014.212"},{"key":"35_CR12","doi-asserted-by":"crossref","unstructured":"Shanker, M., Bayoumi, M.A.: Clock gated FF for low power application in 90\u00a0nm CMOS. IEEE Trans. Circuits Syst. II, 978-1-429474-3 (2011)","DOI":"10.1109\/ISCAS.2011.5937626"},{"issue":"10","key":"35_CR13","doi-asserted-by":"publisher","first-page":"1772","DOI":"10.1109\/TVLSI.2011.2162861","volume":"20","author":"S Wimer","year":"2012","unstructured":"Wimer, S., Koren, I.: The Optimal fan-out of clock network for power minimization by adaptive gating. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20(10), 1772\u20131780 (2012)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"35_CR14","doi-asserted-by":"crossref","unstructured":"Oliver, J.P., Curto, J., Bouvier, D., Ramos, M., Boemo, E.: Clock gating and clock enable for FPGA power reduction. In: 8th Southern Conference on Programmable Logic (SPL), pp. 1\u20135 (2012)","DOI":"10.1109\/SPL.2012.6211782"},{"key":"35_CR15","doi-asserted-by":"crossref","unstructured":"Kamaraju, M., Lal Kishore, K., Tilak, A.V.N.: Power optimized ALU efficient datapath. Int. J. Comput. Appl. 11(11) (2010)","DOI":"10.5120\/1624-2185"}],"container-title":["Lecture Notes in Networks and Systems","Cyber-physical Systems and Digital Twins"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-23162-0_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,10]],"date-time":"2019-07-10T08:30:13Z","timestamp":1562747413000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-23162-0_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,11]]},"ISBN":["9783030231613","9783030231620"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-23162-0_35","relation":{},"ISSN":["2367-3370","2367-3389"],"issn-type":[{"type":"print","value":"2367-3370"},{"type":"electronic","value":"2367-3389"}],"subject":[],"published":{"date-parts":[[2019,7,11]]},"assertion":[{"value":"11 July 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"REV2019","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Remote Engineering and Virtual Instrumentation","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Banglore","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 February 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 February 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"rev2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.rev-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}