{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T23:29:00Z","timestamp":1767137340248,"version":"build-2238731810"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030234249","type":"print"},{"value":"9783030234256","type":"electronic"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-23425-6_10","type":"book-chapter","created":{"date-parts":[[2019,6,25]],"date-time":"2019-06-25T10:06:41Z","timestamp":1561457201000},"page":"187-206","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Improved Test Solutions for COTS-Based Systems in Space Applications"],"prefix":"10.1007","author":[{"given":"Riccardo","family":"Cantoro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sara","family":"Carbonara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Floridia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ernesto","family":"Sanchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jan-Gerd","family":"Mess","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Avramenko, S., Sonza Reorda, M., Violante, M., Fey, G., Mess, J.-G., Schmidt, R.: On the robustness of DCT-based compression algorithms for space applications. In: 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS) (2016)","DOI":"10.1109\/IOLTS.2016.7604656"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Pignol, M.: COTS-based applications in space avionics. In: 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010) (2010)","DOI":"10.1109\/DATE.2010.5456992"},{"key":"10_CR3","unstructured":"http:\/\/www.mammoth-up.eu\/"},{"key":"10_CR4","unstructured":"https:\/\/openrisc.io\/"},{"key":"10_CR5","unstructured":"UTE FIDES guide 2009, Edition A, September 2010"},{"issue":"3","key":"10_CR6","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MDT.2010.5","volume":"27","author":"M Psarakis","year":"2010","unstructured":"Psarakis, M., et al.: Microprocessor software-based self-testing. IEEE Des. Test Comput. 27(3), 4\u201319 (2010)","journal-title":"IEEE Des. Test Comput."},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Cantoro, R., Firrincieli, A., Piumatti, D., Sanchez, E., Sonza Reorda, M., Restifo, M.: About functionally untestable fault identification in microprocessor cores for safety-critical applications. In: IEEE Latin-American Test Symposium (LATS) (2018)","DOI":"10.1109\/LATW.2018.8349679"},{"issue":"1","key":"10_CR8","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/MDT.2008.15","volume":"25","author":"N Kranitis","year":"2008","unstructured":"Kranitis, N., Merentitis, A., Theodorou, G., Paschalis, A., Gizopoulos, D.: Hybrid-SBST methodology for efficient testing of processor cores. IEEE Des. Test Comput. 25(1), 64\u201375 (2008)","journal-title":"IEEE Des. Test Comput."},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Mess, J.-G., Schmidt, R., Fey, G.: Adaptive compression schemes for housekeeping data. In: 2017 IEEE Aerospace Conference (2017)","DOI":"10.1109\/AERO.2017.7943580"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Bernardi, P., Bonazza, M., Sanchez, E., Sonza Reorda, M., Ballan, O.: On-line functionally untestable fault identification in embedded processor cores. In: Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition, pp. 1462\u20131467, March 2013","DOI":"10.7873\/DATE.2013.298"},{"key":"10_CR11","isbn-type":"print","volume-title":"Control Systems Safety Evaluation and Reliability","author":"WM Globe","year":"2010","unstructured":"Globe, W.M.: Control Systems Safety Evaluation and Reliability, 3rd edn. ISA, Durham (2010). ISBN 978-1-934394-80-9","ISBN":"https:\/\/id.crossref.org\/isbn\/9781934394809","edition":"3"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Raik, J., Fujiwara, H., Ubar, R., Krivenko, A.: Untestable fault identification in sequential circuits using model-checking. In: Proceedings of IEEE Asian Test Symposium, pp. 21\u201326 (2008)","DOI":"10.1109\/ATS.2008.22"},{"issue":"6","key":"10_CR13","doi-asserted-by":"publisher","first-page":"1117","DOI":"10.1109\/TCAD.2005.855967","volume":"5","author":"M Syal","year":"2006","unstructured":"Syal, M., Hsiao, M.S.: New techniques for untestable fault identification in sequential circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 5(6), 1117\u20131131 (2006)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"10_CR14","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/MDT.1995.466367","volume":"12","author":"H-C Liang","year":"1995","unstructured":"Liang, H.-C., Lee, C.L., Chen, J.E.: Identifying untestable faults in sequential circuits. IEEE Des. Test Comput. 12(3), 14\u201323 (1995)","journal-title":"IEEE Des. Test Comput."},{"issue":"4","key":"10_CR15","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/54.895002","volume":"17","author":"W-C Lai","year":"2000","unstructured":"Lai, W.-C., Krstic, A., Cheng, K.-T.: Functionally testable path delay faults on a microprocessor. IEEE Des. Test Comput. 17(4), 6\u201314 (2000)","journal-title":"IEEE Des. Test Comput."},{"issue":"10","key":"10_CR16","doi-asserted-by":"publisher","first-page":"3055","DOI":"10.1109\/TVLSI.2016.2538800","volume":"24","author":"A Riefert","year":"2016","unstructured":"Riefert, A., Cantoro, R., Sauer, M., Sonza Reorda, M., Becker, B.: A flexible framework for the automatic generation of SBST programs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24(10), 3055\u20133066 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"10_CR17","doi-asserted-by":"publisher","first-page":"631","DOI":"10.1145\/348019.348311","volume":"5","author":"DE Long","year":"2000","unstructured":"Long, D.E., Iyer, M.A., Abramovici, M.: FILL and FUNI: algorithms to identify illegal states and sequentially untestable faults. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 5(3), 631\u2013657 (2000)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Tille, D., Drechsler, R.: A fast untestability proof for SAT-based ATPG. In: 12th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, pp. 38\u201343, 15\u201317 April 2009","DOI":"10.1109\/DDECS.2009.5012096"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Carbonara, S., Firrincieli, A., Sonza Reorda, M., Mess, J.-G.: On the test of a COTS-based system for space applications. In: 24th IEEE International Symposium on On-Line Testing and Robust System Design, Poster Session (2018)","DOI":"10.1109\/IOLTS.2018.8474085"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Borecky, J., Kohlik, M., Kubalik, P., Kubatova, H.: Fault models usability study for on-line tested FPGA. In: 14th Euromicro Conference on Digital System Design, pp. 287\u2013290 (2011)","DOI":"10.1109\/DSD.2011.42"},{"key":"10_CR21","doi-asserted-by":"crossref","unstructured":"Sabena, D., Sonza Reorda, M., Sterpone, L.: A new SBST algorithm for testing the register file of VLIW processors. In: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, pp. 412\u2013417 (2012)","DOI":"10.1109\/DATE.2012.6176506"},{"issue":"8","key":"10_CR22","doi-asserted-by":"publisher","first-page":"971","DOI":"10.1109\/TVLSI.2007.900750","volume":"15","author":"A Apostolakis","year":"2007","unstructured":"Apostolakis, A., Psarakis, M., Gizopoulos, D., Paschalis, A.: Functional processor-based testing of communication peripherals in Systems-on-Chip. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 15(8), 971\u2013975 (2007)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10_CR23","doi-asserted-by":"crossref","unstructured":"Cantoro, R., Carbonara, S., Floridia, A., Sanchez, E., Sonza Reorda, M., Mess, J.: An analysis of test solutions for COTS-based systems in space applications. In: 2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Verona, Italy, pp. 59\u201364 (2018)","DOI":"10.1109\/VLSI-SoC.2018.8644846"},{"key":"10_CR24","volume-title":"Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits","author":"M Bushnell","year":"2000","unstructured":"Bushnell, M., Agrawal, V.: Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits. Kluwer Academic Publisher, Boston (2000)"}],"updated-by":[{"DOI":"10.1007\/978-3-030-23425-6_14","type":"correction","label":"Correction","source":"publisher","updated":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T00:00:00Z","timestamp":1564876800000}}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-23425-6_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,24]],"date-time":"2023-06-24T20:04:49Z","timestamp":1687637089000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-23425-6_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030234249","9783030234256"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-23425-6_10","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"26 June 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"4 August 2019","order":2,"name":"change_date","label":"Change Date","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Correction","order":3,"name":"change_type","label":"Change Type","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The original version of this chapter contained an error in the third author\u2019s name. The spelling of Andrea Floridia\u2019s name was incorrect in the header of the paper. The author\u2019s name has been corrected.","order":4,"name":"change_details","label":"Change Details","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Verona","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 October 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vlsi-soc.di.univr.it\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}