{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:25:06Z","timestamp":1743146706166,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030234249"},{"type":"electronic","value":"9783030234256"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-23425-6_3","type":"book-chapter","created":{"date-parts":[[2019,6,25]],"date-time":"2019-06-25T14:05:11Z","timestamp":1561471511000},"page":"32-52","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["The Connection Layout in a Lattice of Four-Terminal Switches"],"prefix":"10.1007","author":[{"given":"Anna","family":"Bernasconi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Boffa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Luccio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linda","family":"Pagli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"key":"3_CR1","volume-title":"Synthesis and Optimization of Switching Theory","author":"GD Micheli","year":"1994","unstructured":"Micheli, G.D.: Synthesis and Optimization of Switching Theory. McGrow Hill, New York (1994)"},{"issue":"8","key":"3_CR2","doi-asserted-by":"publisher","first-page":"848","DOI":"10.1109\/TC.1972.5009040","volume":"21","author":"SB Akers","year":"1972","unstructured":"Akers, S.B.: A rectangular logic array. IEEE Trans. Comput. 21(8), 848\u2013857 (1972)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Altun, M., Riedel, M.D.: Lattice-based computation of Boolean functions. In: Proceedings of the 47th Design Automation Conference, DAC 2010, pp. 609\u2013612, Anaheim, California, USA, 13\u201318 July 2010","DOI":"10.1145\/1837274.1837423"},{"issue":"11","key":"3_CR4","doi-asserted-by":"publisher","first-page":"1588","DOI":"10.1109\/TC.2011.170","volume":"61","author":"M Altun","year":"2012","unstructured":"Altun, M., Riedel, M.D.: Logic synthesis for switching lattices. IEEE Trans. Comput. 61(11), 1588\u20131600 (2012)","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"3_CR5","doi-asserted-by":"publisher","first-page":"6:1","DOI":"10.1145\/2661632","volume":"20","author":"G Gange","year":"2014","unstructured":"Gange, G., S\u00f8ndergaard, H., Stuckey, P.J.: Synthesizing optimal switching lattices. ACM Trans. Des. Autom. Electron. Syst. 20(1), 6:1\u20136:14 (2014)","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Bernasconi, A., Boffa, A., Luccio, F., Pagli, L.: Two combinatorial problems on the layout of switching lattices. In: IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2018)","DOI":"10.1109\/VLSI-SoC.2018.8644855"},{"key":"3_CR7","unstructured":"Bernasconi, A., Luccio, F., Pagli, L., Rucci, D.: Literal selection in switching lattice design. In: Proceedings of the 13th International Workshop on Boolean Problems (IWSBP 2018), pp. 205\u2013220 (2018)"},{"key":"3_CR8","unstructured":"Luccio, F., Xia, M.: The MPA graph problem: definition and basic properties. Technical report, University of Pisa, Department of Informatics (2018)"},{"issue":"2","key":"3_CR9","doi-asserted-by":"publisher","first-page":"135","DOI":"10.1109\/TC.1981.6312176","volume":"30","author":"LG Valiant","year":"1981","unstructured":"Valiant, L.G.: Universality considerations in VLSI circuits. IEEE Trans. Comput. 30(2), 135\u2013140 (1981)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"de Fraysseix, H., Pach, J., Pollack, R.: Small sets supporting f\u00e1ry embeddings of planar graphs. In: Proceedings of the 20th Annual ACM Symposium on Theory of Computing, pp. 426\u2013433, Chicago, Illinois, USA, 2\u20134 May 1988","DOI":"10.1145\/62212.62254"},{"key":"3_CR11","unstructured":"Ratner, D., Warmuth, M.K.: Finding a shortest solution for the N $$\\times $$ N extension of the 15-puzzle is intractable. In: Proceedings of the 5th National Conference on Artificial Intelligence, Volume 1: Science, pp. 168\u2013172, Philadelphia, PA, 11\u201315 August 1986"},{"issue":"1","key":"3_CR12","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/TCAD.2007.907068","volume":"27","author":"CCN Chu","year":"2008","unstructured":"Chu, C.C.N., Wong, Y.: FLUTE: fast lookup table based rectilinear steiner minimal tree algorithm for VLSI design. IEEE Trans. CAD Integr. Circ. Syst. 27(1), 70\u201383 (2008)","journal-title":"IEEE Trans. CAD Integr. Circ. Syst."},{"key":"3_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"413","DOI":"10.1007\/978-3-319-50106-2_32","volume-title":"Graph Drawing and Network Visualization","author":"J Fox","year":"2016","unstructured":"Fox, J., Pach, J., Suk, A.: Approximating the rectilinear crossing number. In: Hu, Y., N\u00f6llenburg, M. (eds.) GD 2016. LNCS, vol. 9801, pp. 413\u2013426. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-50106-2_32"},{"issue":"2","key":"3_CR14","doi-asserted-by":"publisher","first-page":"100","DOI":"10.1109\/TSSC.1968.300136","volume":"4","author":"PE Hart","year":"1968","unstructured":"Hart, P.E., Nilsson, N.J., Raphael, B.: A formal basis for the heuristic determination of minimum cost paths. IEEE Trans. Syst. Sci. Cybern. 4(2), 100\u2013107 (1968)","journal-title":"IEEE Trans. Syst. Sci. Cybern."},{"key":"3_CR15","series-title":"Prentice Hall Series in Artificial Intelligence","volume-title":"Artificial Intelligence - A Modern Approach","author":"SJ Russell","year":"2003","unstructured":"Russell, S.J., Norvig, P.: Artificial Intelligence - A Modern Approach. Prentice Hall Series in Artificial Intelligence, 2nd edn. Prentice Hall, Upper Saddle River (2003)","edition":"2"},{"key":"3_CR16","unstructured":"Yang, S.: Logic synthesis and optimization benchmarks user guide version 3.0. user guide, Microelectronic Center (1991)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-23425-6_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,25]],"date-time":"2023-06-25T00:03:42Z","timestamp":1687651422000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-23425-6_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030234249","9783030234256"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-23425-6_3","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"26 June 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Verona","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 October 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vlsi-soc.di.univr.it\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}