{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T17:19:51Z","timestamp":1742923191794,"version":"3.40.3"},"publisher-location":"Cham","reference-count":31,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030234249"},{"type":"electronic","value":"9783030234256"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-23425-6_9","type":"book-chapter","created":{"date-parts":[[2019,6,25]],"date-time":"2019-06-25T14:06:41Z","timestamp":1561471601000},"page":"167-186","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Mapping Spiking Neural Networks on Multi-core Neuromorphic Platforms: Problem Formulation and Performance Analysis"],"prefix":"10.1007","author":[{"given":"Francesco","family":"Barchi","sequence":"first","affiliation":[]},{"given":"Gianvito","family":"Urgese","sequence":"additional","affiliation":[]},{"given":"Enrico","family":"Macii","sequence":"additional","affiliation":[]},{"given":"Andrea","family":"Acquaviva","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,6,26]]},"reference":[{"issue":"5","key":"9_CR1","doi-asserted-by":"publisher","first-page":"303","DOI":"10.1016\/S0361-9230(99)00161-6","volume":"50","author":"LF Abbott","year":"1999","unstructured":"Abbott, L.F.: Lapicque\u2019s introduction of the integrate-and-fire model neuron (1907). Brain Res. Bull. 50(5), 303\u2013304 (1999)","journal-title":"Brain Res. Bull."},{"key":"9_CR2","doi-asserted-by":"crossref","unstructured":"Cassidy, A.S., et al.: Real-time scalable cortical computing at 46 giga-synaptic OPS\/watt with 100x speedup in time-to-solution and 100,000x reduction in energy-to-solution. In: SC14: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 27\u201338, November 2014","DOI":"10.1109\/SC.2014.8"},{"key":"9_CR3","doi-asserted-by":"crossref","unstructured":"Barchi, F., Urgese, G., Acquaviva, A., Macii, E.: Directed graph placement for SNN simulation into a multi-core GALS architecture. In: 2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 19\u201324. IEEE (2018)","DOI":"10.1109\/VLSI-SoC.2018.8644782"},{"issue":"1","key":"9_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s00026-005-0237-z","volume":"9","author":"F Chung","year":"2005","unstructured":"Chung, F.: Laplacians and the cheeger inequality for directed graphs. Ann. Comb. 9(1), 1\u201319 (2005)","journal-title":"Ann. Comb."},{"issue":"1","key":"9_CR5","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/MM.2018.112130359","volume":"38","author":"M Davies","year":"2018","unstructured":"Davies, M., et al.: Loihi: a neuromorphic manycore processor with on-chip learning. IEEE Micro 38(1), 82\u201399 (2018)","journal-title":"IEEE Micro"},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Davison, A.P., et al.: PyNN: a common interface for neuronal network simulators. Front. Neuroinf. 2 (2008)","DOI":"10.3389\/neuro.11.011.2008"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Fiduccia, C.M., Mattheyses, R.M.: A linear-time heuristic for improving network partitions. In: Papers on Twenty-Five Years of Electronic Design Automation, pp. 241\u2013247. ACM (1988)","DOI":"10.1145\/62882.62910"},{"issue":"5","key":"9_CR8","doi-asserted-by":"publisher","first-page":"652","DOI":"10.1109\/JPROC.2014.2304638","volume":"102","author":"SB Furber","year":"2014","unstructured":"Furber, S.B., et al.: The spinnaker project. Proc. IEEE 102(5), 652\u2013665 (2014)","journal-title":"Proc. IEEE"},{"key":"9_CR9","unstructured":"Furber, S., et al.: On-chip and inter-chip networks for modeling large-scale neural systems. In: 2006 IEEE International Symposium on Circuits and Systems, ISCAS 2006, Proceedings, p. 4. IEEE (2006)"},{"issue":"4","key":"9_CR10","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1145\/355705.355707","volume":"2","author":"NE Gibbs","year":"1976","unstructured":"Gibbs, N.E., et al.: A comparison of several bandwidth and profile reduction algorithms. ACM Trans. Math. Softw. (TOMS) 2(4), 322\u2013330 (1976)","journal-title":"ACM Trans. Math. Softw. (TOMS)"},{"issue":"6","key":"9_CR11","doi-asserted-by":"publisher","first-page":"1569","DOI":"10.1109\/TNN.2003.820440","volume":"14","author":"EM Izhikevich","year":"2003","unstructured":"Izhikevich, E.M.: Simple model of spiking neurons. IEEE Trans. Neural Netw. 14(6), 1569\u20131572 (2003)","journal-title":"IEEE Trans. Neural Netw."},{"key":"9_CR12","unstructured":"Jin, X., Furber, S., Woods, J.: Efficient modelling of spiking neural networks on a scalable chip multiprocessor. In: IEEE International Joint Conference on Neural Networks, IEEE World Congress on Computational Intelligence, IJCNN 2008, pp. 2812\u20132819, June 2008"},{"key":"9_CR13","doi-asserted-by":"crossref","unstructured":"Jin, X., et al.: Algorithm and software for simulation of spiking neural networks on the multi-chip spinnaker system. In: The 2010 International Joint Conference on Neural Networks (IJCNN), pp. 1\u20138. IEEE (2010)","DOI":"10.1109\/IJCNN.2010.5596759"},{"issue":"1","key":"9_CR14","doi-asserted-by":"publisher","first-page":"359","DOI":"10.1137\/S1064827595287997","volume":"20","author":"G Karypis","year":"1998","unstructured":"Karypis, G., Kumar, V.: A fast and high quality multilevel scheme for partitioning irregular graphs. SIAM J. Sci. Comput. 20(1), 359\u2013392 (1998)","journal-title":"SIAM J. Sci. Comput."},{"issue":"4598","key":"9_CR15","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S Kirkpatrick","year":"1983","unstructured":"Kirkpatrick, S., et al.: Optimization by simulated annealing. Science 220(4598), 671\u2013680 (1983)","journal-title":"Science"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Liu, C., et\u00a0al.: Memory-efficient deep learning on a spinnaker 2 prototype. Front. Neurosci. 12 (2018)","DOI":"10.3389\/fnins.2018.00840"},{"issue":"9","key":"9_CR17","doi-asserted-by":"publisher","first-page":"1659","DOI":"10.1016\/S0893-6080(97)00011-7","volume":"10","author":"W Maass","year":"1997","unstructured":"Maass, W.: Networks of spiking neurons: the third generation of neural network models. Neural Netw. 10(9), 1659\u20131671 (1997)","journal-title":"Neural Netw."},{"issue":"11","key":"9_CR18","doi-asserted-by":"publisher","first-page":"3357","DOI":"10.1109\/TC.2016.2529629","volume":"65","author":"Z\u00c1 Mann","year":"2016","unstructured":"Mann, Z.\u00c1.: Multicore-aware virtual machine placement in cloud data centers. IEEE Trans. Comput. 65(11), 3357\u20133369 (2016)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"Pellegrini, F.: Static mapping by dual recursive bipartitioning of process architecture graphs. In: Proceedings of the Scalable High-Performance Computing Conference, pp. 486\u2013493. IEEE (1994)","DOI":"10.1007\/3-540-61142-8_588"},{"key":"9_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"195","DOI":"10.1007\/978-3-540-74466-5_22","volume-title":"Euro-Par 2007 Parallel Processing","author":"F Pellegrini","year":"2007","unstructured":"Pellegrini, F.: A parallelisable multi-level banded diffusion scheme for computing balanced partitions with smooth boundaries. In: Kermarrec, A.-M., Boug\u00e9, L., Priol, T. (eds.) Euro-Par 2007. LNCS, vol. 4641, pp. 195\u2013204. Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-3-540-74466-5_22"},{"issue":"3","key":"9_CR21","doi-asserted-by":"publisher","first-page":"785","DOI":"10.1093\/cercor\/bhs358","volume":"24","author":"TC Potjans","year":"2014","unstructured":"Potjans, T.C., et al.: The cell-type specific cortical microcircuit: relating structure and activity in a full-scale spiking network model. Cereb. Cortex 24(3), 785\u2013806 (2014)","journal-title":"Cereb. Cortex"},{"key":"9_CR22","unstructured":"Rast, A., et al.: AERIE-P: AER intersystem exchange protocol (2015)"},{"key":"9_CR23","doi-asserted-by":"crossref","unstructured":"Rhodes, O., et\u00a0al.: sPyNNaker: a software package for running PyNN simulations on spinnaker. Front. Neurosci. 12 (2018)","DOI":"10.3389\/fnins.2018.00816"},{"issue":"1","key":"9_CR24","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/s10766-007-0032-7","volume":"36","author":"M Ruggiero","year":"2008","unstructured":"Ruggiero, M., et al.: A fast and accurate technique for mapping parallel applications on stream-oriented MPSoC platforms with communication awareness. Int. J. Parallel Program. 36(1), 3\u201336 (2008)","journal-title":"Int. J. Parallel Program."},{"issue":"5","key":"9_CR25","doi-asserted-by":"publisher","first-page":"401","DOI":"10.1109\/T-C.1969.222678","volume":"100","author":"JW Sammon","year":"1969","unstructured":"Sammon, J.W.: A nonlinear mapping for data structure analysis. IEEE Trans. Comput. 100(5), 401\u2013409 (1969)","journal-title":"IEEE Trans. Comput."},{"key":"9_CR26","doi-asserted-by":"crossref","unstructured":"Siino, A., Barchi, F., Davies, S., Urgese, G., Acquaviva, A.: Data and commands communication protocol for neuromorphic platform configuration. In: 2016 IEEE 10th International Symposium on Embedded Multicore\/Many-Core Systems-on-Chip (MCSOC), pp. 23\u201330, September 2016","DOI":"10.1109\/MCSoC.2016.41"},{"key":"9_CR27","doi-asserted-by":"crossref","unstructured":"Sugiarto, I., et al.: Optimized task graph mapping on a many-core neuromorphic supercomputer. In: High Performance Extreme Computing Conference (HPEC), 2017 IEEE, pp. 1\u20137. IEEE (2017)","DOI":"10.1109\/HPEC.2017.8091066"},{"key":"9_CR28","doi-asserted-by":"crossref","unstructured":"Urgese, G., Barchi, F., Macii, E.: Top-down profiling of application specific many-core neuromorphic platforms. In: IEEE 9th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC-15) (IEEE MCSoC-15), Turin, Italy, September 2015","DOI":"10.1109\/MCSoC.2015.43"},{"key":"9_CR29","unstructured":"Urgese, G., Barchi, F., Macii, E., Acquaviva, A.: Optimizing network traffic for spiking neural network simulations on densely interconnected many-core neuromorphic platforms. IEEE Trans. Emerg. Top. Comput. pp(99) (2016)"},{"key":"9_CR30","doi-asserted-by":"crossref","unstructured":"Van Albada, S.J., et al.: Full-scale simulation of a cortical microcircuit on SpiNNaker. In: Frontiers in Neuroinformatics Conference Abstract: Neuroinformatics, vol. 10 (2016)","DOI":"10.3389\/conf.fninf.2016.20.00029"},{"issue":"1","key":"9_CR31","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1137\/040608635","volume":"30","author":"S Van Dongen","year":"2008","unstructured":"Van Dongen, S.: Graph clustering via a discrete uncoupling process. SIAM J. Matrix Anal. Appl. 30(1), 121\u2013141 (2008)","journal-title":"SIAM J. Matrix Anal. Appl."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design and Engineering of Electronics Systems Based on New Computing Paradigms"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-23425-6_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,25]],"date-time":"2023-06-25T00:04:40Z","timestamp":1687651480000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-23425-6_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030234249","9783030234256"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-23425-6_9","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"26 June 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Verona","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 October 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/vlsi-soc.di.univr.it\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}