{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:58:48Z","timestamp":1740099528542,"version":"3.37.3"},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030275617"},{"type":"electronic","value":"9783030275624"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-27562-4_12","type":"book-chapter","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:02:47Z","timestamp":1565290967000},"page":"169-183","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Design and Optimization of an ARM Cortex-M Based SoC for TCP\/IP Communication in High Temperature Applications"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9245-3167","authenticated-orcid":false,"given":"T.","family":"Stuckenberg","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gottschlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Nolting","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0640-6875","authenticated-orcid":false,"given":"H.","family":"Blume","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,8]]},"reference":[{"key":"12_CR1","unstructured":"Arm Limited: Arm 180 nm Ultra-Low-Power Platform. \n                      https:\/\/static.docs.arm.com\/pfl0307\/10\/PIPD_Platform_TSMC_180ULL_BR_NC.pdf\n                      \n                    . Accessed 15 Jan 2019"},{"key":"12_CR2","unstructured":"Arm Limited: Arm Cortex-M Series Processors. \n                      https:\/\/developer.arm.com\/products\/processors\/cortex-m\n                      \n                    . Accessed 23 Feb 2019"},{"key":"12_CR3","unstructured":"Arm Limited: Arm Cortex-M0 DesignStart Eval User Guide (2017)"},{"key":"12_CR4","unstructured":"Arm Limited: Arm Cortex-M3 DesignStart Eval RTL and FPGA Quick Start Guide (2017)"},{"key":"12_CR5","doi-asserted-by":"publisher","first-page":"30","DOI":"10.9790\/4200-0253037","volume":"2","author":"B Vandana","year":"2013","unstructured":"Vandana, B.: A theoretical study of low power Soi technology. IOSR J. VLSI Signal Process. 2, 30\u201337 (2013). \n                      https:\/\/doi.org\/10.9790\/4200-0253037","journal-title":"IOSR J. VLSI Signal Process."},{"issue":"HiTen","key":"12_CR6","doi-asserted-by":"publisher","first-page":"000031","DOI":"10.4071\/2380-4491.2017.HiTEN.31","volume":"2017","author":"R. Bannatyne","year":"2017","unstructured":"Bannatyne, R., Gifford, D., Klein, K., McCarville, K., Merritt, C., Neddermeyer, S.: Creation of an ARM\n                      \n                        \n                      \n                      $$\\textregistered $$\n                     Cortex\n                      \n                        \n                      \n                      $$\\textregistered $$\n                    -M0 microcontroller for high temperature embedded systems. In: Additional Conferences (Device Packaging, HiTEC, HiTEN, & CICMT), pp. 31\u201335 (2017). \n                      https:\/\/doi.org\/10.4071\/2380-4491.2017.HiTEN.31","journal-title":"Additional Conferences (Device Packaging, HiTEC, HiTEN, & CICMT)"},{"key":"12_CR7","doi-asserted-by":"publisher","unstructured":"Chauvenet, C., Etheve, G., Sedjai, M., Sharma, M.: G3-PLC based IoT sensor networks for SmartGrid. In: 2017 IEEE International Symposium on Power Line Communications and its Applications (ISPLC), pp. 1\u20136, April 2017. \n                      https:\/\/doi.org\/10.1109\/ISPLC.2017.7897113","DOI":"10.1109\/ISPLC.2017.7897113"},{"key":"12_CR8","unstructured":"Dugan, J., Elliott, S., Mah, B.A., Poskanzer, J., Prabhu, K.: iPerf - the ultimate speed test tool for TCP, UDP and SCTP. \n                      https:\/\/iperf.fr\/\n                      \n                    . Accessed 21 Feb 2019"},{"key":"12_CR9","doi-asserted-by":"publisher","unstructured":"Dunkels, A.: Design and implementation of the LwIP TCP\/IP stack. Technical report, Swedish Institute of Computer Science, February 2001. \n                      https:\/\/doi.org\/10.1145\/1066116.1066118","DOI":"10.1145\/1066116.1066118"},{"key":"12_CR10","unstructured":"Dunkels, A.: The uIP embedded TCP\/IP stack - reference manual. Technical report, Swedish Institute of Computer Science, June 2006"},{"key":"12_CR11","doi-asserted-by":"publisher","unstructured":"Gouret, W., Nouvel, F., El-Zein, G.: Powerline communication on automotive network. In: 2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring, pp. 2545\u20132549, April 2007. \n                      https:\/\/doi.org\/10.1109\/VETECS.2007.524","DOI":"10.1109\/VETECS.2007.524"},{"key":"12_CR12","unstructured":"Henriksson, T., Persson, N., Liu, D.: VLSI implementation of internet checksum calculation for 10 gigabit Ethernet. In: Proceedings of Design and Diganostics of Electronics, Cricuits and Systems, pp. 114\u2013121 (2002)"},{"key":"12_CR13","unstructured":"HomePlug Powerline Alliance: HomePlug 1.0 Specification. Standard, HomePlug Power Alliance, CA, USA, December 2001"},{"key":"12_CR14","unstructured":"HomePlug Powerline Alliance: HomePlug AV2 Technology. Standard, HomePlug Power Alliance, CA, USA, Deember 2010"},{"key":"12_CR15","unstructured":"HomePlug Powerline Alliance: HomePlug Green PHY. Standard, HomePlug Power Alliance, CA, USA, July 2013"},{"key":"12_CR16","doi-asserted-by":"publisher","unstructured":"Hsiao, Y., Chen, M., Huang, K., Chu, Y., Yeh, C.: High speed UDP\/IP ASIC design. In: 2009 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS), pp. 405\u2013408, January 2009. \n                      https:\/\/doi.org\/10.1109\/ISPACS.2009.5383815","DOI":"10.1109\/ISPACS.2009.5383815"},{"issue":"5\u20136","key":"12_CR17","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1016\/j.micpro.2009.03.001","volume":"33","author":"H Jang","year":"2009","unstructured":"Jang, H., Chung, S.H., Yoo, D.H.: Design and implementation of a protocol offload engine for TCP\/IP and remote direct memory access based onhardware\/software coprocessing. Microprocess. Microsyst. 33(5\u20136), 333\u2013342 (2009). \n                      https:\/\/doi.org\/10.1016\/j.micpro.2009.03.001","journal-title":"Microprocess. Microsyst."},{"key":"12_CR18","doi-asserted-by":"publisher","unstructured":"Jones, C.H.: Communications over aircraft power lines. In: 2006 IEEE International Symposium on Power Line Communications and Its Applications, pp. 149\u2013154, March 2006. \n                      https:\/\/doi.org\/10.1109\/ISPLC.2006.247452","DOI":"10.1109\/ISPLC.2006.247452"},{"key":"12_CR19","doi-asserted-by":"publisher","unstructured":"Langenbach, U., Berthe, A., Traskov, B., Weide, S., Hofmann, K., Gregorius, P.: A 10 GbE TCP\/IP hardware stack as part of a protocol acceleration platform. In: 2013 IEEE Third International Conference on Consumer Electronics Berlin (ICCE-Berlin), pp. 381\u2013384, September 2013. \n                      https:\/\/doi.org\/10.1109\/ICCE-Berlin.2013.6697997","DOI":"10.1109\/ICCE-Berlin.2013.6697997"},{"key":"12_CR20","doi-asserted-by":"publisher","DOI":"10.1002\/9781118527535","volume-title":"Homeplug AV and IEEE 1901: A Handbook for PLC Designers and Users","author":"HA Latchman","year":"2013","unstructured":"Latchman, H.A., Katar, S., Yonge, L., Gavette, S.: Homeplug AV and IEEE 1901: A Handbook for PLC Designers and Users, 1st edn. Wiley-IEEE Press, Hoboken (2013)","edition":"1"},{"key":"12_CR21","volume-title":"High Performance TCP\/IP Networking","author":"H Mahbub","year":"2004","unstructured":"Mahbub, H., Raj, J.: High Performance TCP\/IP Networking. Pearson Prentice Hall, New Jersey (2004)"},{"issue":"1","key":"12_CR22","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1109\/MIE.2016.2618724","volume":"11","author":"S Mumtaz","year":"2017","unstructured":"Mumtaz, S., Alsohaily, A., Pang, Z., Rayes, A., Tsang, K.F., Rodriguez, J.: Massive internet of things for industrial applications: addressing wireless iot connectivity challenges and ecosystem fragmentation. IEEE Ind. Electron. Mag. 11(1), 28\u201333 (2017). \n                      https:\/\/doi.org\/10.1109\/MIE.2016.2618724","journal-title":"IEEE Ind. Electron. Mag."},{"key":"12_CR23","unstructured":"Saunders, M.: Minimizing ARM Cortex CPU power by carefully considering and implementing combinations of these techniques, developers can realize substantial advantages. SILICON LABS, p. 1, September 2014"},{"key":"12_CR24","doi-asserted-by":"publisher","unstructured":"Sidler, D., Istv\u00e1n, Z., Alonso, G.: Low-latency TCP\/IP stack for datacenter applications. In: 2016 26th International Conference on Field Programmable Logic and Applications (FPL), pp.\u00a01\u20134, August 2016. \n                      https:\/\/doi.org\/10.1109\/FPL.2016.7577319","DOI":"10.1109\/FPL.2016.7577319"},{"key":"12_CR25","doi-asserted-by":"crossref","unstructured":"Sutter, G., Ruiz, M., L\u00f3pez-Buedo, S., Alonso, G.: FPGA-based TCP\/IP checksum offloading engine for 100 Gbps networks. 2018 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20136 (2018)","DOI":"10.1109\/RECONFIG.2018.8641729"},{"key":"12_CR26","volume-title":"The Designer\u2019s Guide to the Cortex-M Processor Family - A Tutorial Approach","author":"M Trevor","year":"2013","unstructured":"Trevor, M.: The Designer\u2019s Guide to the Cortex-M Processor Family - A Tutorial Approach. Elsevier, Oxford (2013)"},{"key":"12_CR27","volume-title":"The Definitive Guide to ARM Cortex-M0 and Cortex-M0+ Processors","author":"J Yiu","year":"2015","unstructured":"Yiu, J.: The Definitive Guide to ARM Cortex-M0 and Cortex-M0+ Processors, 2nd edn. Newnes, Newton (2015)","edition":"2"},{"key":"12_CR28","unstructured":"Yiu, J.: ARM Cortex-M for beginners - an overview of the arm Cortex-M processor family and comparison. ARM White Paper, March 2017"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-27562-4_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:12:35Z","timestamp":1565291555000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-27562-4_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030275617","9783030275624"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-27562-4_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Pythagorion","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"55","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"26","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"47% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}