{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T07:34:21Z","timestamp":1726040061292},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030275617"},{"type":"electronic","value":"9783030275624"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-27562-4_14","type":"book-chapter","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:02:47Z","timestamp":1565290967000},"page":"199-211","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["PIMP My Many-Core: Pipeline-Integrated Message Passing"],"prefix":"10.1007","author":[{"given":"J\u00f6rg","family":"Mische","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Frieb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Stegmeier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,8]]},"reference":[{"key":"14_CR1","unstructured":"The TOP500 List November 2018. \n                      https:\/\/www.top500.org\/lists\/2018\/11\/"},{"issue":"3","key":"14_CR2","first-page":"63","volume":"5","author":"DH Bailey","year":"1991","unstructured":"Bailey, D.H., et al.: The NAS parallel benchmarks. Int. J. High Perform. Comput. Appl. 5(3), 63\u201373 (1991)","journal-title":"Int. J. High Perform. Comput. Appl."},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Bell, S., et al.: Tile64-processor: a 64-core SoC with mesh interconnect. In: International Solid-State Circuits Conference (ISSC) (2008)","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"14_CR4","doi-asserted-by":"publisher","first-page":"1654","DOI":"10.1016\/j.procs.2013.05.333","volume":"18","author":"BD Dinechin de","year":"2013","unstructured":"de Dinechin, B.D., et al.: A distributed run-time environment for the kalray MPPA-256 integrated manycore. Proc. Comput. Sci. 18, 1654\u20131663 (2013)","journal-title":"Proc. Comput. Sci."},{"key":"14_CR5","unstructured":"Duller, A., et al.: Picoarray technology: the tool\u2019s story. In: DATE (2005)"},{"issue":"3","key":"14_CR6","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1145\/2544350.2544353","volume":"10","author":"K Goossens","year":"2013","unstructured":"Goossens, K., et al.: Virtual execution platforms for mixed-time-criticality systems: the CompSOC architecture. ACM SIGBED Rev. 10(3), 23\u201334 (2013)","journal-title":"ACM SIGBED Rev."},{"key":"14_CR7","unstructured":"Kumar, R., et al.: The case for message passing on many-core chips. Technical report UILU-ENG-10-2203 (CRHC 10\u201301), University of Illinois at Urbana Champaign (2010)"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Lee, Y., et al.: A 45nm 1.3 GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators. In: ESSCIRC, pp. 199\u2013202 (2014)","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Mattson, T.G., et al.: The 48-core SCC processor: the programmer\u2019s view. In: High Performance Computing, Networking, Storage and Analysis (SC) (2010)","DOI":"10.1109\/SC.2010.53"},{"key":"14_CR10","unstructured":"Message Passing Interface Forum: University of Tennessee: Message-Passing Interface Standard, Version 3.0 (Sep 2012)"},{"key":"14_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1007\/978-3-319-54999-6_11","volume-title":"Architecture of Computing Systems - ARCS 2017","author":"J Mische","year":"2017","unstructured":"Mische, J., Frieb, M., Stegmeier, A., Ungerer, T.: Reduced complexity many-core: timing predictability due to message-passing. In: Knoop, J., Karl, W., Schulz, M., Inoue, K., Pionteck, T. (eds.) ARCS 2017. LNCS, vol. 10172, pp. 139\u2013151. Springer, Cham (2017). \n                      https:\/\/doi.org\/10.1007\/978-3-319-54999-6_11"},{"issue":"2","key":"14_CR12","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani, A., et al.: Knights landing: second-generation intel xeon phi product. IEEE Micro 36(2), 34\u201346 (2016)","journal-title":"IEEE Micro"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"S\u00f8rensen, R.B., et al.: Message passing on a time-predictable multicore processor. In: Symposium on Real-time Distributed Computing, pp. 51\u201359 (2015)","DOI":"10.1109\/ISORC.2015.15"},{"issue":"2","key":"14_CR14","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"MB Taylor","year":"2002","unstructured":"Taylor, M.B., et al.: The raw microprocessor: a computational fabric for software circuits and general-purpose programs. IEEE Micro 22(2), 25\u201335 (2002)","journal-title":"IEEE Micro"},{"key":"14_CR15","unstructured":"Waterman, A., Asanovi\u0107, K.: The RISC-V instruction set manual, volume I: user-level ISA, document version 2.2. RISC-V Foundation, May 2017"},{"issue":"1","key":"14_CR16","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1145\/1945023.1945033","volume":"45","author":"V Wijngaart der","year":"2011","unstructured":"der Wijngaart, V., et al.: Light-weight communications on Intel\u2019s single-chip cloud computer processor. ACM SIGOPS Oper. Syst. Rev. 45(1), 73\u201383 (2011)","journal-title":"ACM SIGOPS Oper. Syst. Rev."},{"issue":"1","key":"14_CR17","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1007\/s11390-015-1510-9","volume":"30","author":"F Zheng","year":"2015","unstructured":"Zheng, F., et al.: Cooperative computing techniques for a deeply fused and heterogeneous many-core processor architecture. J. Comput. Sci. Technol. 30(1), 145\u2013162 (2015)","journal-title":"J. Comput. Sci. Technol."}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-27562-4_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:14:03Z","timestamp":1565291643000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-27562-4_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030275617","9783030275624"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-27562-4_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Pythagorion","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"55","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"26","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"47% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}