{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:09:05Z","timestamp":1767262145533},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030275617"},{"type":"electronic","value":"9783030275624"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-27562-4_16","type":"book-chapter","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T23:02:47Z","timestamp":1565305367000},"page":"229-240","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Access Interval Prediction for Tightly Coupled Memory Systems"],"prefix":"10.1007","author":[{"given":"Robert","family":"Wittig","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Friedrich","family":"Pauls","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emil","family":"Matus","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerhard","family":"Fettweis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,8,8]]},"reference":[{"issue":"5","key":"16_CR1","doi-asserted-by":"publisher","first-page":"1030","DOI":"10.1109\/TPDS.2017.2785799","volume":"29","author":"J Ax","year":"2018","unstructured":"Ax, J., et al.: CoreVA-MPSoC: a many-core architecture with tightly coupled shared and local data memories. IEEE Trans. Parallel Distrib. Syst. 29(5), 1030\u20131043 (2018). \n                      https:\/\/doi.org\/10.1109\/TPDS.2017.2785799","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"16_CR2","doi-asserted-by":"publisher","unstructured":"Bates, D., Bradbury, A., Koltes, A., Mullins, R.: Exploiting tightly-coupled cores. In: SAMOS. IEEE (2013). \n                      https:\/\/doi.org\/10.1109\/SAMOS.2013.6621138","DOI":"10.1109\/SAMOS.2013.6621138"},{"key":"16_CR3","doi-asserted-by":"publisher","unstructured":"Gautschi, M., Rossi, D., Benini, L.: Customizing an open source processor to fit in an ultra-low power cluster with a shared L1 memory. In: GLSVLSI. ACM Press, New York (2014). \n                      https:\/\/doi.org\/10.1145\/2591513.2591569","DOI":"10.1145\/2591513.2591569"},{"key":"16_CR4","doi-asserted-by":"publisher","unstructured":"Gelado, I., Cabezas, J., Navarro, N., Stone, J.E., Patel, S., Hwu, W.M.W.: An asymmetric distributed shared memory model for heterogeneous parallel systems. In: ASPLOS. ACM Press, New York (2010). \n                      https:\/\/doi.org\/10.1145\/1736020.1736059","DOI":"10.1145\/1736020.1736059"},{"key":"16_CR5","doi-asserted-by":"publisher","unstructured":"Haas, S., et al.: A Heterogeneous SDR MPSoC in 28 nm CMOS for low-latency wireless applications. In: DAC. ACM Press, New York (2017). \n                      https:\/\/doi.org\/10.1145\/3061639.3062188","DOI":"10.1145\/3061639.3062188"},{"key":"16_CR6","doi-asserted-by":"publisher","unstructured":"Paolieri, M., Qui\u00f1ones, E., Cazorla, F.J., Bernat, G., Valero, M.: Hardware support for WCET analysis of hard real-time multicore systems. In: ISCA. ACM Press, New York (2009). \n                      https:\/\/doi.org\/10.1145\/1555754.1555764","DOI":"10.1145\/1555754.1555764"},{"key":"16_CR7","doi-asserted-by":"publisher","unstructured":"Rahimi, A., Loi, I., Kakoee, M.R., Benini, L.: A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters. In: DATE. IEEE (2011). \n                      https:\/\/doi.org\/10.1109\/DATE.2011.5763085","DOI":"10.1109\/DATE.2011.5763085"},{"key":"16_CR8","doi-asserted-by":"publisher","unstructured":"Reineke, J., Liu, I., Patel, H.D., Kim, S., Lee, E.A.: PRET DRAM controller: bank privatization for predictability and temporal isolation. In: CODES+ISSS. ACM Press, New York (2011). \n                      https:\/\/doi.org\/10.1145\/2039370.2039388","DOI":"10.1145\/2039370.2039388"},{"issue":"9","key":"16_CR9","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1016\/j.sysarc.2015.04.002","volume":"61","author":"M Schoeberl","year":"2015","unstructured":"Schoeberl, M., et al.: T-CREST: time-predictable multi-core architecture for embedded systems. J. Syst. Architect. 61(9), 449\u2013471 (2015). \n                      https:\/\/doi.org\/10.1016\/j.sysarc.2015.04.002","journal-title":"J. Syst. Architect."},{"key":"16_CR10","unstructured":"SPEC: SPECCPU 2006 (2006). \n                      https:\/\/www.spec.org\/cpu2006\/"},{"issue":"5s","key":"16_CR11","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3126535","volume":"16","author":"A Tretter","year":"2017","unstructured":"Tretter, A., Giannopoulou, G., Baer, M., Thiele, L.: Minimising access conflicts on shared multi-bank memory. ACM Trans. Embed. Comput. Syst. 16(5s), 1\u201320 (2017). \n                      https:\/\/doi.org\/10.1145\/3126535","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"16_CR12","doi-asserted-by":"publisher","unstructured":"Venkatesh, G., et al.: Conservation cores. In: ASPLOS. ACM Press, New York (2010). \n                      https:\/\/doi.org\/10.1145\/1736020.1736044","DOI":"10.1145\/1736020.1736044"},{"key":"16_CR13","doi-asserted-by":"publisher","unstructured":"Wittig, R., Hasler, M., Matus, E., Fettweis, G.: Queue based memory management unit for heterogeneous MPSoCs. In: DATE. IEEE, March 2019. \n                      https:\/\/doi.org\/10.23919\/DATE.2019.8715129","DOI":"10.23919\/DATE.2019.8715129"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Wittig, R., Hasler, M., Matus, E., Fettweis, G.: Statistical access interval prediction for tightly coupled memory systems. In: Cool Chips 22. IEEE (2019)","DOI":"10.1109\/CoolChips.2019.8721304"},{"key":"16_CR15","doi-asserted-by":"publisher","unstructured":"Yun, H., Mancuso, R., Wu, Z.P., Pellizzoni, R.: PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: RTAS. IEEE (2014). \n                      https:\/\/doi.org\/10.1109\/RTAS.2014.6925999","DOI":"10.1109\/RTAS.2014.6925999"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-27562-4_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T23:13:53Z","timestamp":1565306033000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-27562-4_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030275617","9783030275624"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-27562-4_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Pythagorion","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"55","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"26","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"47% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}