{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T07:34:01Z","timestamp":1726040041997},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030275617"},{"type":"electronic","value":"9783030275624"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-27562-4_2","type":"book-chapter","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:02:47Z","timestamp":1565290967000},"page":"18-33","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["CoD: Coherence-on-Demand \u2013 Runtime Adaptable Working Set Coherence for DSM-Based Manycore Architectures"],"prefix":"10.1007","author":[{"given":"Akshay","family":"Srivatsa","sequence":"first","affiliation":[]},{"given":"Sven","family":"Rheindt","sequence":"additional","affiliation":[]},{"given":"Dirk","family":"Gabriel","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Wild","sequence":"additional","affiliation":[]},{"given":"Andreas","family":"Herkersdorf","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,8]]},"reference":[{"key":"2_CR1","doi-asserted-by":"publisher","unstructured":"Fleisch, B., Popek, G.: Mirage: a coherent distributed shared memory design. In: 12th ACM Symposium on Operating Systems Principles SOSP 1989, pp. 211\u2013223. ACM, New York (1989). \n                      https:\/\/doi.org\/10.1145\/74850.74871","DOI":"10.1145\/74850.74871"},{"key":"2_CR2","doi-asserted-by":"publisher","unstructured":"Bennett, J.K., Carter, J.B., Zwaenepoel, W.: Munin: distributed shared memory based on type-specific memory coherence. In: 2nd ACM SIGPLAN Symposium on Principles&Amp; Practice of Parallel Programming. ACM, New York (1990). \n                      https:\/\/doi.org\/10.1145\/99163.99182","DOI":"10.1145\/99163.99182"},{"key":"2_CR3","doi-asserted-by":"publisher","unstructured":"de Dinechin, B.D.: Kalray MPPA\u00ae: massively parallel processor array: Revisiting DSP acceleration with the kalray MPPA manycore processor. In: 2015 IEEE Hot Chips 27 Symposium, pp. 1\u201327, August 2015. \n                      https:\/\/doi.org\/10.1109\/HOTCHIPS.2015.7477332","DOI":"10.1109\/HOTCHIPS.2015.7477332"},{"issue":"3","key":"2_CR4","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/2.121510","volume":"25","author":"D Lenoski","year":"1992","unstructured":"Lenoski, D., et al.: The stanford dash multiprocessor. Computer 25(3), 63\u201379 (1992). \n                      https:\/\/doi.org\/10.1109\/2.121510","journal-title":"Computer"},{"issue":"5","key":"2_CR5","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., et al.: On-chip interconnection architecture of the tile processor. IEEE Micro 27(5), 15\u201331 (2007). \n                      https:\/\/doi.org\/10.1109\/MM.2007.4378780","journal-title":"IEEE Micro"},{"key":"2_CR6","doi-asserted-by":"publisher","unstructured":"Kessler, R.E.: The cavium 32 core octeon ii 68xx. In: 2011 IEEE Hot Chips 23 Symposium (HCS), pp. 1\u201333, August 2011. \n                      https:\/\/doi.org\/10.1109\/HOTCHIPS.2011.7477487","DOI":"10.1109\/HOTCHIPS.2011.7477487"},{"key":"2_CR7","doi-asserted-by":"publisher","unstructured":"Srivatsa, A., et al.: Region based cache coherence for tiled MPSoCs. In: 30th IEEE International System-on-Chip Conference (2017). \n                      https:\/\/doi.org\/10.1109\/SOCC.2017.8226059","DOI":"10.1109\/SOCC.2017.8226059"},{"key":"2_CR8","doi-asserted-by":"publisher","unstructured":"Southern, G., Renau, J.: Analysis of PARSEC workload scalability. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 133\u2013142, April 2016. \n                      https:\/\/doi.org\/10.1109\/ISPASS.2016.7482081","DOI":"10.1109\/ISPASS.2016.7482081"},{"key":"2_CR9","doi-asserted-by":"publisher","unstructured":"Eggers, S.J., Katz, R.H.: Evaluating the performance of four snooping cache coherency protocols. In: 16th Annual International Symposium on Computer Architecture ISCA 1989, pp. 2\u201315. ACM, New York (1989). \n                      https:\/\/doi.org\/10.1145\/74925.74927","DOI":"10.1145\/74925.74927"},{"issue":"3","key":"2_CR10","doi-asserted-by":"publisher","first-page":"418","DOI":"10.1109\/5.747863","volume":"87","author":"J Hennessy","year":"1999","unstructured":"Hennessy, J., Heinrich, M., Gupta, A.: Cache-coherent distributed shared memory: perspectives on its development and future challenges. Proc. IEEE 87(3), 418\u2013429 (1999). \n                      https:\/\/doi.org\/10.1109\/5.747863","journal-title":"Proc. IEEE"},{"key":"2_CR11","unstructured":"Gupta, A., Weber, W.D., Mowry, T.: Reducing memory and traffic requirements for scalable directory-based cache coherence schemes. In: International Conference on Parallel Processing, pp. 312\u2013321 (1990)"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Yao, Y., et al.: Selectdirectory: a selective directory for cache coherence in many-core architectures. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 175\u2013180, March 2015","DOI":"10.7873\/DATE.2015.0438"},{"key":"2_CR13","doi-asserted-by":"publisher","unstructured":"Ferdman, M., et al.: Cuckoo directory: a scalable directory for many-core systems. In: IEEE 17th International Symposium on High Performance Computer Architecture, pp. 169\u2013180, February 2011. \n                      https:\/\/doi.org\/10.1109\/HPCA.2011.5749726","DOI":"10.1109\/HPCA.2011.5749726"},{"key":"2_CR14","doi-asserted-by":"publisher","unstructured":"Chaiken, D., Kubiatowicz, J., Agarwal, A.: Limitless directories: a scalable cache coherence scheme. In: ASPLOS IV, pp. 224\u2013234. ACM, New York (1991). \n                      https:\/\/doi.org\/10.1145\/106972.106995","DOI":"10.1145\/106972.106995"},{"issue":"2","key":"2_CR15","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani, A., et al.: Knights landing: second-generation intel xeon phi product. IEEE Micro 36(2), 34\u201346 (2016). \n                      https:\/\/doi.org\/10.1109\/MM.2016.25","journal-title":"IEEE Micro"},{"key":"2_CR16","doi-asserted-by":"publisher","unstructured":"Fu, Y., Nguyen, T.M., Wentzlaff, D.: Coherence domain restriction on large scale systems. In: 48th International Symposium on Microarchitecture MICRO-48, pp. 686\u2013698. ACM, New York (2015). \n                      https:\/\/doi.org\/10.1145\/2830772.2830832","DOI":"10.1145\/2830772.2830832"},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Teich, J., et al.: Invasive computing: an overview. In: Multiprocessor System-on-Chip (2011)","DOI":"10.1007\/978-1-4419-6460-1_11"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-27562-4_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:12:23Z","timestamp":1565291543000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-27562-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030275617","9783030275624"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-27562-4_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Pythagorion","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"55","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"26","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"47% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}