{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T00:58:48Z","timestamp":1740099528636,"version":"3.37.3"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030275617"},{"type":"electronic","value":"9783030275624"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-27562-4_20","type":"book-chapter","created":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:02:47Z","timestamp":1565290967000},"page":"281-293","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["System-Level Modeling and Simulation of MPSoC Run-Time Management Using Execution Traces Analysis"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0130-8176","authenticated-orcid":false,"given":"S.","family":"Yang","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1562-7282","authenticated-orcid":false,"given":"S.","family":"Le Nours","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7071-7192","authenticated-orcid":false,"given":"M.","family":"M\u00e9ndez Real","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9160-2896","authenticated-orcid":false,"given":"S.","family":"Pillement","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,8,8]]},"reference":[{"key":"20_CR1","unstructured":"Exynos 5 octa (5422). \n                      http:\/\/www.samsung.com\/exynos"},{"key":"20_CR2","unstructured":"Intel cofluent studio. \n                      http:\/\/www.intel.com\/"},{"key":"20_CR3","unstructured":"Sdf3. \n                      http:\/\/www.es.ele.tue.nl\/sdf3"},{"key":"20_CR4","unstructured":"Butko, A., Bruguier, F., Novo, D., Gamati\u00e9, A., Sassatelli, G.: Exploration of performance and energy trade-offs for heterogeneous multicore architectures. arXiv preprint \n                      arXiv:1902.02343\n                      \n                     (2019)"},{"key":"20_CR5","unstructured":"IEEE computer society: IEEE standard SystemC language reference manual. IEEE Std. 1666\u20132011 (9 2011). \n                      http:\/\/standards.ieee.org\/getieee\/1666\/"},{"issue":"1","key":"20_CR6","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/TC.1987.5009446","volume":"100","author":"EA Lee","year":"1987","unstructured":"Lee, E.A., Messerschmitt, D.G.: Static scheduling of synchronous data flow programs for digital signal processing. IEEE Trans. Comput. 100(1), 24\u201335 (1987)","journal-title":"IEEE Trans. Comput."},{"key":"20_CR7","unstructured":"Lemaitre, J., Le Moigne, R.: Dynamic migration and performance optimization of deterministic applications across platform components using intel cofluent studio. In: DAC Workshop on System-to-Silicon Performance Modeling and Analysis, June 2015"},{"issue":"3","key":"20_CR8","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1023\/A:1012231429554","volume":"29","author":"P Lieverse","year":"2001","unstructured":"Lieverse, P., Van Der Wolf, P., Vissers, K., Deprettere, E.: A methodology for architecture exploration of heterogeneous signal processing systems. J. VLSI Signal Process. Syst. Signal Image Video Technol. 29(3), 197\u2013207 (2001)","journal-title":"J. VLSI Signal Process. Syst. Signal Image Video Technol."},{"issue":"2","key":"20_CR9","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1109\/TC.2006.16","volume":"55","author":"A Pimentel","year":"2006","unstructured":"Pimentel, A., Erbas, C., Polstra, S.: A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. Comput. 55(2), 99\u2013112 (2006)","journal-title":"IEEE Trans. Comput."},{"issue":"1","key":"20_CR10","first-page":"14","volume":"14","author":"W Quan","year":"2015","unstructured":"Quan, W., Pimentel, A.: A hybrid task mapping algorithm for heterogeneous MPSoCs. ACM Trans. Embed. Comput. Syst. (TECS) 14(1), 14 (2015)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"2","key":"20_CR11","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/3057267","volume":"50","author":"A Singh","year":"2017","unstructured":"Singh, A., Dziurzanski, P., Mendis, H., Indrusiak, L.: A survey and comparative study of hard and soft real-time dynamic resource allocation strategies for multi-\/many-core systems. ACM Comput. Surv. (CSUR) 50(2), 24 (2017)","journal-title":"ACM Comput. Surv. (CSUR)"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Singh, A.K., Kumar, A., Srikanthan, T.: A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs. In: Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 175\u2013184. ACM (2011)","DOI":"10.1145\/2038698.2038726"},{"issue":"1","key":"20_CR13","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/TCAD.2015.2446938","volume":"35","author":"AK Singh","year":"2016","unstructured":"Singh, A.K., Shafique, M., Kumar, A., Henkel, J.: Resource and throughput aware execution trace analysis for efficient run-time mapping on MPSoCs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(1), 72\u201385 (2016)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"5","key":"20_CR14","first-page":"89","volume":"17","author":"A Weichslgartner","year":"2018","unstructured":"Weichslgartner, A., Wildermann, S., Gangadharan, D., Gla\u00df, M., Teich, J.: A design-time\/run-time application mapping methodology for predictable execution time in MPSoCs. ACM Trans. Embed. Comput. Syst. (TECS) 17(5), 89 (2018)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"key":"20_CR15","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1016\/j.sysarc.2017.01.002","volume":"74","author":"H Zahaf","year":"2017","unstructured":"Zahaf, H., Benyamina, A., Olejnik, R., Lipari, G.: Energy-efficient scheduling for moldable real-time tasks on heterogeneous computing platforms. J. Syst. Architect. 74, 46\u201360 (2017)","journal-title":"J. Syst. Architect."}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-27562-4_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,8]],"date-time":"2019-08-08T19:13:30Z","timestamp":1565291610000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-27562-4_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030275617","9783030275624"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-27562-4_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"8 August 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Pythagorion","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 July 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 July 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"55","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"26","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"47% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}