{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T11:46:17Z","timestamp":1726055177979},"publisher-location":"Cham","reference-count":28,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030310189"},{"type":"electronic","value":"9783030310196"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-31019-6_5","type":"book-chapter","created":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T19:09:52Z","timestamp":1570561792000},"page":"52-63","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Evaluation of Stencil Based Algorithm Parallelization over System-on-Chip FPGA Using a High Level Synthesis Tool"],"prefix":"10.1007","author":[{"given":"Luis","family":"Castano-Londono","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristian","family":"Alzate Anzola","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Marquez-Viloria","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guillermo","family":"Gallo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gustavo","family":"Osorio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2019,10,9]]},"reference":[{"key":"5_CR1","unstructured":"Castano, L., Osorio, G.: An approach to the numerical solution of one-dimensional heat equation on SoC FPGA. Revista Cient\u00edfica de Ingenier\u00eda Electr\u00f3nica, Autom\u00e1tica y Comunicaciones 38(2), 83\u201393 (2017). ISSN 1815\u20135928"},{"issue":"4","key":"5_CR2","first-page":"53","volume":"12","author":"R Cattaneo","year":"2016","unstructured":"Cattaneo, R., Natale, G., Sicignano, C., Sciuto, D., Santambrogio, M.D.: On how to accelerate iterative stencil loops: a scalable streaming-based approach. ACM Trans. Archit. Code Optim. (TACO) 12(4), 53 (2016)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Chugh, N., Vasista, V., Purini, S., Bondhugula, U.: A DSL compiler for accelerating image processing pipelines on FPGAs. In: 2016 International Conference on Parallel Architecture and Compilation Techniques (PACT), pp. 327\u2013338. IEEE (2016)","DOI":"10.1145\/2967938.2967969"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Cong, J., Li, P., Xiao, B., Zhang, P.: An optimal microarchitecture for stencil computation acceleration based on non-uniform partitioning of data reuse buffers. In: Proceedings of the 51st Annual Design Automation Conference, pp. 1\u20136. ACM (2014)","DOI":"10.1109\/DAC.2014.6881404"},{"key":"5_CR5","unstructured":"Deest, G., Estibals, N., Yuki, T., Derrien, S., Rajopadhye, S.: Towards scalable and efficient FPGA stencil accelerators. In: IMPACT 2016 - 6th International Workshop on Polyhedral Compilation Techniques, Held with HIPEAC 2016 (2016)"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Deest, G., Yuki, T., Rajopadhye, S., Derrien, S.: One size does not fit all: implementation trade-offs for iterative stencil computations on FPGAs. In: 2017 27th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20138. IEEE (2017)","DOI":"10.23919\/FPL.2017.8056781"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Del Sozzo, E., Baghdadi, R., Amarasinghe, S., Santambrogio, M.D.: A common backend for hardware acceleration on FPGA. In: 2017 IEEE International Conference on Computer Design (ICCD), pp. 427\u2013430. IEEE (2017)","DOI":"10.1109\/ICCD.2017.75"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Escobedo, J., Lin, M.: Graph-theoretically optimal memory banking for stencil-based computing kernels. In: Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 199\u2013208. ACM (2018)","DOI":"10.1145\/3174243.3174251"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"de Fine Licht, J., Blott, M., Hoefler, T.: Designing scalable FPGA architectures using high-level synthesis. In: Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP 2018), vol. 53, pp. 403\u2013404. ACM (2018)","DOI":"10.1145\/3200691.3178527"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Kobayashi, R., Oobata, Y., Fujita, N., Yamaguchi, Y., Boku, T.: OpenCL-ready high speed FPGA network for reconfigurable high performance computing. In: Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region, pp. 192\u2013201. ACM (2018)","DOI":"10.1145\/3149457.3149479"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"L\u00e1szl\u00f3, E., Nagy, Z., Giles, M.B., Reguly, I., Appleyard, J., Szolgay, P.: Analysis of parallel processor architectures for the solution of the Black-Scholes PDE. In: 2015 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1977\u20131980. IEEE (2015)","DOI":"10.1109\/ISCAS.2015.7169062"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Liu, J., Bayliss, S., Constantinides, G.A.: Offline synthesis of online dependence testing: parametric loop pipelining for HLS. In: 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 159\u2013162. IEEE (2015)","DOI":"10.1109\/FCCM.2015.31"},{"key":"5_CR13","doi-asserted-by":"publisher","first-page":"1802","DOI":"10.1109\/TCAD.2017.2783363","volume":"37","author":"J Liu","year":"2017","unstructured":"Liu, J., Wickerson, J., Bayliss, S., Constantinides, G.A.: Polyhedral-baseddynamic loop pipelining for high-level synthesis. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 37, 1802\u20131815 (2017)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst."},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Liu, J., Wickerson, J., Constantinides, G.A.: Loop splitting for efficient pipelining in high-level synthesis. In: 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 72\u201379. IEEE (2016)","DOI":"10.1109\/FCCM.2016.27"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Mokhov, A., et al.: Language and hardware acceleration backend for graph processing. In: 2017 Forum on Specification and Design Languages (FDL), pp. 1\u20137. IEEE (2017)","DOI":"10.1109\/FDL.2017.8303899"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Mondigo, A., Ueno, T., Tanaka, D., Sano, K., Yamamoto, S.: Design and scalability analysis of bandwidth-compressed stream computing with multiple FPGAs. In: 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1\u20138. IEEE (2017)","DOI":"10.1109\/ReCoSoC.2017.8016148"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Nacci, A.A., Rana, V., Bruschi, F., Sciuto, D., Beretta, I., Atienza, D.: A high-level synthesis flow for the implementation of iterative stencil loop algorithms on FPGA devices. In: Proceedings of the 50th Annual Design Automation Conference, p. 52. ACM (2013)","DOI":"10.1145\/2463209.2488797"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Natale, G., Stramondo, G., Bressana, P., Cattaneo, R., Sciuto, D., Santambrogio, M.D.: A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops. In: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138. IEEE (2016)","DOI":"10.1145\/2966986.2966995"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"de Oliveira, C.B., Cardoso, J.M., Marques, E.: High-level synthesis from C vs. a DSL-based approach. In: 2014 IEEE International Parallel & Distributed Processing Symposium Workshops, pp. 257\u2013262. IEEE (2014)","DOI":"10.1109\/IPDPSW.2014.34"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"Reagen, B., Adolf, R., Shao, Y.S., Wei, G.Y., Brooks, D.: Machsuite: benchmarks for accelerator design and customized architectures. In: 2014 IEEE International Symposium on Workload Characterization (IISWC), pp. 110\u2013119. IEEE (2014)","DOI":"10.1109\/IISWC.2014.6983050"},{"issue":"1","key":"5_CR21","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/s11265-017-1229-7","volume":"90","author":"O Reiche","year":"2018","unstructured":"Reiche, O., \u00d6zkan, M.A., Hannig, F., Teich, J., Schmid, M.: Loop parallelization techniques for FPGA accelerator synthesis. J. Signal Process. Syst. 90(1), 3\u201327 (2018)","journal-title":"J. Signal Process. Syst."},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Sakai, R., Sugimoto, N., Miyajima, T., Fujita, N., Amano, H.: Acceleration of full-pic simulation on a CPU-FPGA tightly coupled environment. In: 2016 IEEE 10th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), pp. 8\u201314. IEEE (2016)","DOI":"10.1109\/MCSoC.2016.33"},{"issue":"3","key":"5_CR23","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TPDS.2013.51","volume":"25","author":"K Sano","year":"2014","unstructured":"Sano, K., Hatsuda, Y., Yamamoto, S.: Multi-FPGA accelerator for scalable stencil computation with constant memory bandwidth. IEEE Trans. Parallel Distrib. Syst. 25(3), 695\u2013705 (2014)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"5_CR24","unstructured":"Schmid, M., Reiche, O., Schmitt, C., Hannig, F., Teich, J.: Code generation for high-level synthesis of multiresolution applications on FPGAs. arXiv preprint \n                    arXiv:1408.4721\n                    \n                   (2014)"},{"key":"5_CR25","doi-asserted-by":"crossref","unstructured":"Shao, Y.S., Reagen, B., Wei, G.Y., Brooks, D.: Aladdin: a pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures. In: ACM SIGARCH Computer Architecture News, vol. 42, pp. 97\u2013108. IEEE Press (2014)","DOI":"10.1145\/2678373.2665689"},{"issue":"5","key":"5_CR26","doi-asserted-by":"publisher","first-page":"1390","DOI":"10.1109\/TPDS.2016.2614981","volume":"28","author":"HM Waidyasooriya","year":"2017","unstructured":"Waidyasooriya, H.M., Takei, Y., Tatsumi, S., Hariyama, M.: Opencl-based FPGA-platform for stencil computation and its optimization methodology. IEEE Trans. Parallel Distrib. Syst. 28(5), 1390\u20131402 (2017)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"5_CR27","doi-asserted-by":"crossref","unstructured":"Wang, S., Liang, Y.: A comprehensive framework for synthesizing stencil algorithms on FPGAs using OpenCL model. In: 2017 54th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136. IEEE (2017)","DOI":"10.1145\/3061639.3062185"},{"key":"5_CR28","doi-asserted-by":"crossref","unstructured":"Zohouri, H.R., Podobas, A., Matsuoka, S.: Combined spatial and temporal blocking for high-performance stencil computation on FPGAs using OpenCL. In: Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 153\u2013162. ACM (2018)","DOI":"10.1145\/3174243.3174248"}],"container-title":["Communications in Computer and Information Science","Applied Computer Sciences in Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-31019-6_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T19:13:35Z","timestamp":1570562015000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-31019-6_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030310189","9783030310196"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-31019-6_5","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"9 October 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"WEA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Workshop on Engineering Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Santa Marta","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Colombia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 October 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"woea2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/ieee.udistrital.edu.co\/wea2019","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}