{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T15:00:27Z","timestamp":1726066827923},"publisher-location":"Cham","reference-count":9,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030341510"},{"type":"electronic","value":"9783030341527"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-34152-7_49","type":"book-chapter","created":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T09:43:16Z","timestamp":1580722996000},"page":"644-655","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Cellular Automata Based Solution for Detecting Hardware Trojan in CMPs"],"prefix":"10.1007","author":[{"given":"Suvadip","family":"Hazra","sequence":"first","affiliation":[]},{"given":"Mamata","family":"Dalui","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,2,1]]},"reference":[{"key":"49_CR1","doi-asserted-by":"publisher","unstructured":"Ahmed, R.E.: Energy-aware cache coherence protocol for chip-multiprocessors. IEEE CCECE\/CCGEI, Ottawa, May 2006, pp. 82\u201385, May 2006. \nhttps:\/\/doi.org\/10.1109\/CCECE.2006.277390","DOI":"10.1109\/CCECE.2006.277390"},{"key":"49_CR2","volume-title":"Additive Cellular Automata - Theory and Applications","author":"PP Chaudhuri","year":"1997","unstructured":"Chaudhuri, P.P., Chowdhury, D.R., Nandi, S., Chatterjee, S.: Additive Cellular Automata - Theory and Applications, vol. 1. IEEE Computer Society Press, California (1997)"},{"key":"49_CR3","doi-asserted-by":"crossref","unstructured":"Hasegawa, K., Yanagisawa, M., Togawa, N.: A hardware-trojan classification method utilizing boundary net structures. In: 2018 IEEE International Conference on Consumer Electronics (ICCE), pp. 1\u20134. IEEE (2018)","DOI":"10.1109\/ICCE.2018.8326247"},{"issue":"8","key":"49_CR4","doi-asserted-by":"publisher","first-page":"1114","DOI":"10.1109\/TC.2010.168","volume":"60","author":"R Hyman","year":"2011","unstructured":"Hyman, R., Bhattacharya, K., Ranganathan, N.: Redundancy mining for soft error detection in multicore processors. IEEE Trans. Comput. 60(8), 1114\u20131125 (2011)","journal-title":"IEEE Trans. Comput."},{"key":"49_CR5","doi-asserted-by":"crossref","unstructured":"Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P.: McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: 42nd Annual IEEE\/ACM International Symposium on Microarchitecture 2009, MICRO-42, pp. 469\u2013480. IEEE (2009)","DOI":"10.1145\/1669112.1669172"},{"issue":"12","key":"49_CR6","doi-asserted-by":"publisher","first-page":"1779","DOI":"10.1109\/TPDS.2010.43","volume":"21","author":"A Ros","year":"2010","unstructured":"Ros, A., Acacio, M.E., Garc\u0131a, J.M.: A direct coherence protocol for many-core chip multiprocessors. IEEE Trans. Parallel Distrib. Syst. 21(12), 1779\u20131792 (2010). \nhttps:\/\/doi.org\/10.1109\/TPDS.2010.43","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"49_CR7","doi-asserted-by":"crossref","unstructured":"Ubal, R., Sahuquillo, J., Petit, S., L\u00f3pez, P.: Multi2Sim: a simulation framework to evaluate multicore-multithread processors. In: IEEE 19th International Symposium on Computer Architecture and High Performance Computing, page(s), pp. 62\u201368. Citeseer (2007)","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"49_CR8","doi-asserted-by":"publisher","unstructured":"Wang, H., Baldawa, S., Sangireddy, R.: Dynamic error detection for dependable cache coherency in multicore architecture. In: VLSI Design Conference, January 2008, pp. 279\u2013285, January 2008. \nhttps:\/\/doi.org\/10.1109\/VLSI.2008.68","DOI":"10.1109\/VLSI.2008.68"},{"key":"49_CR9","doi-asserted-by":"crossref","unstructured":"Yao, F., Doroslovacki, M., Venkataramani, G.: Are coherence protocol states vulnerable to information leakage? In: 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 168\u2013179. IEEE (2018)","DOI":"10.1109\/HPCA.2018.00024"}],"container-title":["Studies in Computational Intelligence","Recent Advances in Intelligent Information Systems and Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-34152-7_49","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T09:57:01Z","timestamp":1580723821000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-34152-7_49"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030341510","9783030341527"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-34152-7_49","relation":{},"ISSN":["1860-949X","1860-9503"],"issn-type":[{"type":"print","value":"1860-949X"},{"type":"electronic","value":"1860-9503"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"1 February 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICITAM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Information Technology and Applied Mathematics","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Haldia","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 March 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 March 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"icitam2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/hithaldia.co.in\/icitam2019\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}