{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T22:54:46Z","timestamp":1743029686072,"version":"3.40.3"},"publisher-location":"Cham","reference-count":14,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030343552"},{"type":"electronic","value":"9783030343569"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-34356-9_25","type":"book-chapter","created":{"date-parts":[[2019,12,2]],"date-time":"2019-12-02T18:37:03Z","timestamp":1575311823000},"page":"317-329","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Enabling Fast and Highly Effective FPGA Design Process Using the CAPI SNAP Framework"],"prefix":"10.1007","author":[{"given":"Alexandre","family":"Castellane","sequence":"first","affiliation":[]},{"given":"Bruno","family":"Mesnet","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,3]]},"reference":[{"key":"25_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1007\/978-3-030-17227-5_3","volume-title":"Applied Reconfigurable Computing","author":"J Peltenburg","year":"2019","unstructured":"Peltenburg, J., van Straten, J., Brobbel, M., Hofstee, H.P., Al-Ars, Z.: Supporting columnar in-memory formats on FPGA: the hardware design of fletcher for apache arrow. In: Hochberger, C., Nelson, B., Koch, A., Woods, R., Diniz, P. (eds.) ARC 2019. LNCS, vol. 11444, pp. 32\u201347. Springer, Cham (2019). \nhttps:\/\/doi.org\/10.1007\/978-3-030-17227-5_3"},{"key":"25_CR2","unstructured":"https:\/\/github.com\/open-power\/snap\/tree\/master\/actions\/hls_scatter_gather"},{"key":"25_CR3","doi-asserted-by":"publisher","unstructured":"Diamantopoulos, D., et al.: Energy efficient coherent transprecision accelerators\u2014the bidirectional long short-term memory neural network case (2018) \nhttps:\/\/doi.org\/10.1109\/coolchips.2018.8373077","DOI":"10.1109\/coolchips.2018.8373077"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Choi, Y.K., et al.: A quantitative analysis on microarchitectures of modern CPU-FPGA platforms. In: 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC). IEEE (2016)","DOI":"10.1145\/2897937.2897972"},{"key":"25_CR5","unstructured":"SDAccel development environment. \nhttp:\/\/www.xilinx.com\/products\/design-tools\/software-zone\/sdaccel.html"},{"key":"25_CR6","doi-asserted-by":"crossref","unstructured":"Putnam, A., et al.: A reconfigurable fabric for accelerating large-scale datacenter services. In: ISCA (2014)","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"25_CR7","unstructured":"Intel, Intel quickpath interconnect fpga core cache interface specification"},{"key":"25_CR8","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/MM.2010.36","volume":"2","author":"TM Brewer","year":"2010","unstructured":"Brewer, T.M.: Instruction set innovations for the convey hc-1 computer. IEEE Micro 2, 70\u201379 (2010)","journal-title":"IEEE Micro"},{"issue":"1","key":"25_CR9","doi-asserted-by":"publisher","first-page":"7:1","DOI":"10.1147\/JRD.2014.2380198","volume":"59","author":"J Stuecheli","year":"2015","unstructured":"Stuecheli, J., et al.: CAPI: a coherent accelerator processor interface. IBM J. Res. Dev. 59(1), 7:1\u20137:7 (2015)","journal-title":"IBM J. Res. Dev."},{"key":"25_CR10","unstructured":"SNAP github website. \nhttps:\/\/github.com\/open-power\/snap"},{"key":"25_CR11","unstructured":"Very small, readable implementation of the SHA3 hash function. \nhttps:\/\/github.com\/mjosaarinen\/tiny_sha3"},{"key":"25_CR12","unstructured":"SHA3 SNAP implementation. \nhttps:\/\/github.com\/open-power\/snap\/tree\/master\/actions\/hls_sponge"},{"key":"25_CR13","unstructured":"Alpha-Data ADM-PCIE-KU3 board information. \nhttp:\/\/www.alpha-data.com\/dcp\/products.php?product=adm-pcie-ku3"},{"key":"25_CR14","unstructured":"Vivado Design Suite User Guide - High-Level Synthesis. \nhttps:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_3\/ug902-vivado-high-level-synthesis.pdf"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-34356-9_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,13]],"date-time":"2020-05-13T16:28:18Z","timestamp":1589387298000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-34356-9_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030343552","9783030343569"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-34356-9_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"3 December 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Frankfurt","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 June 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 June 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"34","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.isc-hpc.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"70","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"48","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"69% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4-5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"n\/a","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}