{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:39:38Z","timestamp":1776443978411,"version":"3.51.2"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030380427","type":"print"},{"value":"9783030380434","type":"electronic"}],"license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1007\/978-3-030-38043-4_20","type":"book-chapter","created":{"date-parts":[[2019,12,21]],"date-time":"2019-12-21T13:02:41Z","timestamp":1576933361000},"page":"237-248","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Lagarto I RISC-V Multi-core: Research Challenges to Build and Integrate a Network-on-Chip"],"prefix":"10.1007","author":[{"given":"Neiel I.","family":"Leyva-Santes","sequence":"first","affiliation":[]},{"given":"Ivan","family":"P\u00e9rez","sequence":"additional","affiliation":[]},{"given":"C\u00e9sar A.","family":"Hern\u00e1ndez-Calder\u00f3n","sequence":"additional","affiliation":[]},{"given":"Enrique","family":"Vallejo","sequence":"additional","affiliation":[]},{"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[]},{"given":"Ram\u00f3n","family":"Beivide","sequence":"additional","affiliation":[]},{"given":"Marco A.","family":"Ram\u00edrez-Salinas","sequence":"additional","affiliation":[]},{"given":"Luis A.","family":"Villa-Vargas","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2019,12,22]]},"reference":[{"key":"20_CR1","doi-asserted-by":"crossref","first-page":"19","DOI":"10.13053\/rcs-137-1-2","volume":"137","author":"C Ram\u00edrez","year":"2017","unstructured":"Ram\u00edrez, C., Hern\u00e1ndez, C., Morales, C.R., Garc\u00eda, G.M., Villa, L.A., Ram\u00edrez, M.A.: Lagarto I - Una plataforma hardware\/software de arquitectura de computadoras para la academia e investigaci\u00f3n. Res. Comput. Sci. 137, 19\u201328 (2017)","journal-title":"Res. Comput. Sci."},{"key":"20_CR2","unstructured":"Waterman, A., Asanovi\u0107, K. (eds.): The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2. RISC-V Foundation, May 2017"},{"key":"20_CR3","unstructured":"TOP500 List: November 2018|TOP500 Supercomputer Sites (2019). https:\/\/www.top500.org\/list\/2018\/11\/"},{"key":"20_CR4","doi-asserted-by":"publisher","unstructured":"Adiga, N.R., et al.: An overview of the BlueGene\/L supercomputer. In: Proceedings of the 2002 ACM\/IEEE Conference on Supercomputing, SC 2002, Baltimore, MD, USA, p. 60 (2002). https:\/\/doi.org\/10.1109\/sc.2002.10017","DOI":"10.1109\/sc.2002.10017"},{"key":"20_CR5","unstructured":"IBM100: Blue Gene. (2012). https:\/\/www.ibm.com\/ibm\/history\/ibm100\/us\/en\/icons\/bluegene\/"},{"key":"20_CR6","doi-asserted-by":"publisher","unstructured":"Rajovic, N., et al.: The Mont-Blanc prototype: an alternative approach for HPC systems. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2016, Salt Lake City, UT, pp. 444\u2013455 (2016). https:\/\/doi.org\/10.1109\/sc.2016.37","DOI":"10.1109\/sc.2016.37"},{"key":"20_CR7","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1016\/j.future.2013.07.013","volume":"36","author":"N Rajovic","year":"2014","unstructured":"Rajovic, N., Rico, A., Puzovic, N., Adeniyi-Jones, C., Ramirez, A.: Tibidabo: making the case for an ARM-based HPC system. Futur. Gener. Comput. Syst. 36, 322\u2013334 (2014). https:\/\/doi.org\/10.1016\/j.future.2013.07.013","journal-title":"Futur. Gener. Comput. Syst."},{"key":"20_CR8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01733-9","volume-title":"A Primer on Memory Consistency and Cache Coherence","author":"DJ Sorin","year":"2011","unstructured":"Sorin, D.J., Hill, M.D., Wood, D.A.: A Primer on Memory Consistency and Cache Coherence, 1st edn. Morgan & Claypool Publishers, San Rafael (2011)","edition":"1"},{"issue":"9","key":"20_CR9","doi-asserted-by":"publisher","first-page":"690","DOI":"10.1109\/TC.1979.1675439","volume":"C-28","author":"L Lamport","year":"1979","unstructured":"Lamport, L.: How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput. C-28(9), 690\u2013691 (1979). https:\/\/doi.org\/10.1109\/TC.1979.1675439","journal-title":"IEEE Trans. Comput."},{"issue":"2","key":"20_CR10","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani, A., et al.: Knights landing: second-generation Intel Xeon Phi product. IEEE Micro 36(2), 34\u201346 (2016). https:\/\/doi.org\/10.1109\/MM.2016.25","journal-title":"IEEE Micro"},{"key":"20_CR11","unstructured":"Arm System IP Ltd.: CoreLink CMN-600: Arm developer. https:\/\/developer.arm.com\/ip-products\/system-ip\/corelink-interconnect\/corelink-coherent-mesh-network-family\/corelink-cmn-600"},{"key":"20_CR12","unstructured":"riscv\/riscv-isa-sim (2017). https:\/\/github.com\/riscv\/riscv-isa-sim"},{"key":"20_CR13","unstructured":"gem5. http:\/\/gem5.org\/Main_Page"},{"key":"20_CR14","unstructured":"RISC-V Processor IP & Tools for Cores & Subsystems: Bluespec (2019). https:\/\/bluespec.com\/"},{"key":"20_CR15","unstructured":"lowRISC. https:\/\/www.lowrisc.org\/"},{"key":"20_CR16","unstructured":"PULP platform: Open-source efficient RISC-V architecture. https:\/\/www.pulp-platform.org\/"},{"key":"20_CR17","unstructured":"Princeton Parallel Group: OpenPiton open source research processor (2017). http:\/\/parallel.princeton.edu\/openpiton\/index.html"},{"key":"20_CR18","doi-asserted-by":"crossref","unstructured":"Lim, K., Balkind, J., Wentzlaff, D.: JuxtaPiton: enabling heterogeneous-ISA research with RISC-V and SPARC FPGA soft-cores. CoRR, abs\/1811.08091 (2018)","DOI":"10.1145\/3289602.3293958"},{"key":"20_CR19","unstructured":"PrincetonUniversity: Openpiton\u2009+\u2009ariane - preliminary support for ariane rv64imac core. https:\/\/github.com\/PrincetonUniversity\/openpiton\/tree\/openpiton-dev#preliminary-support-for-ariane-rv64imac-core"},{"issue":"5","key":"20_CR20","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., et al.: On-chip interconnection architecture of the tile processor. IEEE Micro 27(5), 15\u201331 (2007). https:\/\/doi.org\/10.1109\/MM.2007.4378780","journal-title":"IEEE Micro"},{"key":"20_CR21","doi-asserted-by":"publisher","unstructured":"Balkind, J., et al.: OpenPiton: an open source manycore research framework. In: Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2016 (2016). https:\/\/doi.org\/10.1145\/2872362.2872414","DOI":"10.1145\/2872362.2872414"},{"key":"20_CR22","unstructured":"Balkind, J., et al.: OpenPiton: an emerging standard for open-source EDA tool development"},{"key":"20_CR23","unstructured":"Schaffner, M., Balkind, J.: OpenPiton\u2009+\u2009Ariane Tutorial. Presentation, HiPEAC 2019, Valencia (2019). https:\/\/www.pulp-platform.org\/docs\/hipeac\/openpiton_ariane_hipeac_tutorial.pdf"}],"container-title":["Communications in Computer and Information Science","Supercomputing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-38043-4_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,24]],"date-time":"2023-09-24T08:56:16Z","timestamp":1695545776000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-38043-4_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9783030380427","9783030380434"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-38043-4_20","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]},"assertion":[{"value":"22 December 2019","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISUM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Supercomputing in Mexico","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Monterrey","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Mexico","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 March 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 March 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"isum2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.isum.mx","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"None","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"78","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"25","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}