{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T15:29:57Z","timestamp":1775662197778,"version":"3.50.1"},"publisher-location":"Cham","reference-count":0,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030382940","type":"print"},{"value":"9783030382957","type":"electronic"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-38295-7","type":"book","created":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T20:02:42Z","timestamp":1578513762000},"source":"Crossref","is-referenced-by-count":31,"title":["Logic Synthesis for FPGA-Based Control Units"],"prefix":"10.1007","author":[{"given":"Alexander","family":"Barkalov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Larysa","family":"Titarenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kamil","family":"Mielcarek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S\u0142awomir","family":"Chmielewski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","container-title":["Lecture Notes in Electrical Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-38295-7.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-38295-7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,8]],"date-time":"2020-01-08T20:02:56Z","timestamp":1578513776000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-38295-7"}},"subtitle":["Structural Decomposition in Logic Design"],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030382940","9783030382957"],"references-count":0,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-38295-7","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"value":"1876-1100","type":"print"},{"value":"1876-1119","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]}}}