{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,11]],"date-time":"2024-09-11T14:37:28Z","timestamp":1726065448367},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030389901"},{"type":"electronic","value":"9783030389918"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-38991-8_3","type":"book-chapter","created":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T20:34:32Z","timestamp":1579638872000},"page":"33-47","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Flexible Data Flow Architecture for Embedded Hardware Accelerators"],"prefix":"10.1007","author":[{"given":"Jens","family":"Froemmer","sequence":"first","affiliation":[]},{"given":"Nico","family":"Bannow","sequence":"additional","affiliation":[]},{"given":"Axel","family":"Aue","sequence":"additional","affiliation":[]},{"given":"Christoph","family":"Grimm","sequence":"additional","affiliation":[]},{"given":"Klaus","family":"Schneider","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,1,22]]},"reference":[{"issue":"6","key":"3_CR1","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/TVLSI.2010.2044667","volume":"19","author":"G Ansaloni","year":"2011","unstructured":"Ansaloni, G., Bonzini, P., Pozzi, L.: EGRA: a coarse grained reconfigurable architectural template. IEEE Trans. Very Large Scale Integr. VLSI Syst. 19(6), 1062\u20131074 (2011). \nhttps:\/\/doi.org\/10.1109\/TVLSI.2010.2044667","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"2","key":"3_CR2","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1023\/A:1024499601571","volume":"26","author":"V Baumgarte","year":"2003","unstructured":"Baumgarte, V., Ehlers, G., May, F., N\u00fcckel, A., Vorbach, M., Weinhardt, M.: PACT XPP\u2014a self-reconfigurable data processing architecture. J. Supercomput. 26(2), 167\u2013184 (2003). \nhttps:\/\/doi.org\/10.1023\/A:1024499601571","journal-title":"J. Supercomput."},{"key":"3_CR3","doi-asserted-by":"publisher","unstructured":"Bhagyanath, A., Schneider, K.: TTA as predictable architecture for real-time applications. In: 2014 International Conference on Science Engineering and Management Research (ICSEMR), November 2014. \nhttps:\/\/doi.org\/10.1109\/ICSEMR.2014.7043544","DOI":"10.1109\/ICSEMR.2014.7043544"},{"key":"3_CR4","unstructured":"Diener, R., Hanselmann, M., Lang, T., Markert, H., Ulmer, H.: Data-based models on the ECU. In: Design of Experiments (DoE) in Powertrain Development, pp. 227\u2013241. Expert-Verlag (2015)"},{"key":"3_CR5","unstructured":"Froemmer, J., Bannow, N., Aue, A., Grimm, C., Schneider, K.: Model-based configuration of a coarse-grained reconfigurable architecture. In: MBMV. VDE Verlag (2019)"},{"key":"3_CR6","doi-asserted-by":"publisher","unstructured":"Govindaraju, V., Ho, C.H., Sankaralingam, K.: Dynamically specialized datapaths for energy efficient computing. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture, February 2011. \nhttps:\/\/doi.org\/10.1109\/HPCA.2011.5749755","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"3_CR7","unstructured":"Hartenstein, R.: A decade of reconfigurable computing: a visionary retrospective. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2001. IEEE Press (2001)"},{"key":"3_CR8","doi-asserted-by":"publisher","unstructured":"Jain, T., Schneider, K., Jain, A.: An efficient self-routing and non-blocking interconnection network on chip. In: Proceedings of the 10th International Workshop on Network on Chip Architectures, NoCArc 2017. ACM (2017). \nhttps:\/\/doi.org\/10.1145\/3139540.3139546","DOI":"10.1145\/3139540.3139546"},{"key":"3_CR9","doi-asserted-by":"publisher","unstructured":"Jang, M., Kim, K., Kim, K.: The performance analysis of ARM NEON technology for mobile platforms. In: Proceedings of the 2011 ACM Symposium on Research in Applied Computation, RACS 2011. ACM (2011). \nhttps:\/\/doi.org\/10.1145\/2103380.2103401","DOI":"10.1145\/2103380.2103401"},{"key":"3_CR10","doi-asserted-by":"publisher","unstructured":"Kim, C., Chung, M., Cho, Y., Konijnenburg, M., Ryu, S., Kim, J.: ULP-SRP: ultra low power Samsung Reconfigurable Processor for biomedical applications. In: 2012 International Conference on Field-Programmable Technology, December 2012. \nhttps:\/\/doi.org\/10.1109\/FPT.2012.6412157","DOI":"10.1109\/FPT.2012.6412157"},{"issue":"2","key":"3_CR11","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(2), 203\u2013215 (2007). \nhttps:\/\/doi.org\/10.1109\/TCAD.2006.884574","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"3_CR12","doi-asserted-by":"publisher","first-page":"1:1","DOI":"10.1155\/2009\/518659","volume":"2009","author":"C Liang","year":"2009","unstructured":"Liang, C., Huang, X.: SmartCell: an energy efficient coarse-grained reconfigurable architecture for stream-based applications. EURASIP J. Embedded Syst. 2009, 1:1\u20131:15 (2009). \nhttps:\/\/doi.org\/10.1155\/2009\/518659","journal-title":"EURASIP J. Embedded Syst."},{"key":"3_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1007\/978-3-540-45234-8_7","volume-title":"Field Programmable Logic and Application","author":"B Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: ADRES: an architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix. In: Y. K. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 61\u201370. Springer, Heidelberg (2003). \nhttps:\/\/doi.org\/10.1007\/978-3-540-45234-8_7"},{"key":"3_CR14","doi-asserted-by":"publisher","unstructured":"Nowatzki, T., Gangadhar, V., Ardalani, N., Sankaralingam, K.: Stream-dataflow acceleration. In: Proceedings of the 44th Annual International Symposium on Computer Architecture, ISCA 2017. ACM (2017). \nhttps:\/\/doi.org\/10.1145\/3079856.3080255","DOI":"10.1145\/3079856.3080255"},{"key":"3_CR15","doi-asserted-by":"publisher","unstructured":"Sankaralingam, K., et al.: Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture. In: Proceedings of the 30th Annual International Symposium on Computer Architecture, ISCA 2003. ACM (2003). \nhttps:\/\/doi.org\/10.1145\/859618.859667","DOI":"10.1145\/859618.859667"},{"issue":"2","key":"3_CR16","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1109\/2.820037","volume":"33","author":"MS Schlansker","year":"2000","unstructured":"Schlansker, M.S., Rau, B.R.: EPIC: explicitly parallel instruction computing. Computer 33(2), 37\u201345 (2000). \nhttps:\/\/doi.org\/10.1109\/2.820037","journal-title":"Computer"},{"key":"3_CR17","unstructured":"Smith, J.E.: Decoupled access\/execute computer architectures. In: Proceedings of the 9th Annual Symposium on Computer Architecture, ISCA 1982. IEEE Computer Society Press (1982)"},{"key":"3_CR18","unstructured":"Swanson, S., Michelson, K., Schwerin, A., Oskin, M.: WaveScalar. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 36. IEEE Computer Society (2003)"},{"key":"3_CR19","doi-asserted-by":"publisher","unstructured":"Tanomoto, M., Takamaeda-Yamazaki, S., Yao, J., Nakashima, Y.: A CGRA-based approach for accelerating convolutional neural networks. In: 2015 IEEE 9th International Symposium on Embedded Multicore\/Many-Core Systems-on-Chip, September 2015. \nhttps:\/\/doi.org\/10.1109\/MCSoC.2015.41","DOI":"10.1109\/MCSoC.2015.41"},{"issue":"16","key":"3_CR20","first-page":"1","volume":"48","author":"V Tehre","year":"2012","unstructured":"Tehre, V.: Survey on coarse grained reconfigurable architectures. Int. J. Comput. Appl. 48(16), 1\u20137 (2012)","journal-title":"Int. J. Comput. Appl."},{"issue":"3","key":"3_CR21","doi-asserted-by":"publisher","first-page":"332","DOI":"10.1109\/JPROC.2014.2386883","volume":"103","author":"R Tessier","year":"2015","unstructured":"Tessier, R., Pocek, K., DeHon, A.: Reconfigurable computing architectures. Proc. IEEE 103(3), 332\u2013354 (2015). \nhttps:\/\/doi.org\/10.1109\/JPROC.2014.2386883","journal-title":"Proc. IEEE"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-38991-8_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,1,21]],"date-time":"2020-01-21T20:45:18Z","timestamp":1579639518000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-38991-8_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030389901","9783030389918"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-38991-8_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"22 January 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICA3PP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Algorithms and Architectures for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Melbourne, VIC","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Australia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 December 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 December 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ica3pp2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/nsclab.org\/ica3pp2019\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"251","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"73","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"29","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"29% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5.8","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}