{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:00:53Z","timestamp":1740099653626,"version":"3.37.3"},"publisher-location":"Cham","reference-count":25,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030410490"},{"type":"electronic","value":"9783030410506"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-41050-6_12","type":"book-chapter","created":{"date-parts":[[2020,2,13]],"date-time":"2020-02-13T06:19:40Z","timestamp":1581574780000},"page":"185-197","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating Cache Line Behavior Predictors for Energy Efficient Processors"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0484-4003","authenticated-orcid":false,"given":"Rodrigo Machniewicz","family":"Sokulski","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5011-1003","authenticated-orcid":false,"given":"Emmanuell Diaz","family":"Carreno","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2440-2664","authenticated-orcid":false,"given":"Marco Antonio Zanata","family":"Alves","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,2,14]]},"reference":[{"key":"12_CR1","unstructured":"Alves, M.A.Z.: Increasing energy efficiency of processor caches via line usage predictors. Ph.D. thesis, UFRGS, Porto Alegre (2014)"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Alves, M.A.Z., Villavieja, C., Diener, M., Navaux, P.O.A.: Energy efficient last level caches via last read\/write prediction. In: International Symposium on Computer Architecture and High Performance Computing, pp. 73\u201380 (2013)","DOI":"10.1109\/SBAC-PAD.2013.12"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Beckmann, N., Sanchez, D.: Maximizing cache performance under uncertainty. In: International Symposium on High Performance Computer Architecture, pp. 109\u2013120 (2017)","DOI":"10.1109\/HPCA.2017.43"},{"key":"12_CR4","unstructured":"Chi, C., Dietz, H.: Improving cache performance by selective cache bypass. In: International Conference on System Sciences, pp. 277\u2013285 (1989)"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S.H., Falsafi, B., Roy, K., Vijaykumar, T.: Gated-Vdd : a circuit technique to reduce leakage in deep-submicron cache memories. In: International Symposium on Low Power Electronics and Design, Digest of Technical Papers, pp. 90\u201395 (2000)","DOI":"10.1145\/344166.344526"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"Faldu, P., Grot, B.: Leeway: addressing variability in dead-block prediction for last-level caches. In: International Conference on Parallel Architectures and Compilation Techniques, pp. 180\u2013193 (2017)","DOI":"10.1109\/PACT.2017.32"},{"issue":"4","key":"12_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: Spec cpu2006 benchmark descriptions. SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Jain, A., Lin, C.: Back to the future: leveraging Belady\u2019s algorithm for improved cache replacement. In: International Symposium on Computer Architecture, pp. 78\u201389 (2016)","DOI":"10.1145\/3007787.3001146"},{"key":"12_CR9","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1145\/1816038.1815971","volume":"38","author":"A Jaleel","year":"2010","unstructured":"Jaleel, A., Theobald, K.B., Steely Jr., S.C., Emer, J.: High performance cache replacement using re-reference interval prediction (RRIP). ACM SIGARCH Comput. Archit. News. 38, 60\u201371 (2010)","journal-title":"ACM SIGARCH Comput. Archit. News."},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Jim\u00e9nez, D.A., Teran, E.: Multiperspective reuse prediction. In: International Symposium on Microarchitecture, pp. 436\u2013448 (2017)","DOI":"10.1145\/3123939.3123942"},{"key":"12_CR11","doi-asserted-by":"crossref","unstructured":"Jim\u00e9nez, D.A.: Insertion and promotion for tree-based PseudoLRU last-level caches. In: International Symposium on Microarchitecture, pp. 284\u2013296 (2013)","DOI":"10.1145\/2540708.2540733"},{"key":"12_CR12","doi-asserted-by":"crossref","unstructured":"Kaxiras, S., Hu, Z., Martonosi, M.: Cache decay: exploiting generational behavior to reduce cache leakage power. In: International Symposium on Computer Architecture, pp. 240\u2013251 (2001)","DOI":"10.1145\/384285.379268"},{"key":"12_CR13","doi-asserted-by":"crossref","unstructured":"Khan, S., Burger, D., Jim\u00e9nez, D.A., Falsafi, B.: Using dead blocks as a virtual victim cache. In: International Conference on Parallel Architectures and Compilation Techniques, pp. 489\u2013500 (2010)","DOI":"10.1145\/1854273.1854333"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"Khan, S.M., Tian, Y., Jimenez, D.A.: Sampling dead block prediction for last-level caches. In: International Symposium on Microarchitecture, pp. 175\u2013186 (2010)","DOI":"10.1109\/MICRO.2010.24"},{"issue":"4","key":"12_CR15","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/TC.2007.70816","volume":"57","author":"M Kharbutli","year":"2008","unstructured":"Kharbutli, M., Solihin, Y.: Counter-based cache replacement and bypassing algorithms. IEEE Trans. Comput. 57(4), 433\u2013447 (2008)","journal-title":"IEEE Trans. Comput."},{"issue":"3","key":"12_CR16","doi-asserted-by":"crossref","first-page":"239","DOI":"10.1002\/spe.956","volume":"40","author":"H Lee","year":"2010","unstructured":"Lee, H., Jin, L., Lee, K., Demetriades, S., Moeng, M., Cho, S.: Two-phase trace-driven simulation (TPTS): a fast multicore processor architecture simulation approach. Softw. Pract. Exp. 40(3), 239\u2013258 (2010)","journal-title":"Softw. Pract. Exp."},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"Sokulski, R.M., Carreno, E.D., Alves, M.A.: Evaluating dead line predictors efficiency with drowsy technique. In: Brazilian Symposium on Computing Systems Engineering, pp. 250\u2013255 (2018)","DOI":"10.1109\/SBESC.2018.00046"},{"key":"12_CR18","doi-asserted-by":"crossref","unstructured":"Sokulski, R., Carreno, E., Alves, M.: Introducing drowsy technique to cache line usage predictors. In: Brazilian Symposium on Computing Systems, pp. 259\u2013265 (2018)","DOI":"10.1109\/WSCAD.2018.00047"},{"key":"12_CR19","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1109\/MM.2008.2","volume":"28","author":"N Muralimanohar","year":"2008","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.P.: Architecting efficient interconnects for large caches with cacti 6.0. IEEE Micro 28, 69\u201379 (2008)","journal-title":"IEEE Micro"},{"key":"12_CR20","unstructured":"Patil, H., Cohn, R., et al.: Pinpointing representative portions of large intel \u00ae itanium \u00ae programs with dynamic instrumentation. In: International Symposium on Microarchitecture, pp. 81\u201392 (2004)"},{"key":"12_CR21","doi-asserted-by":"crossref","unstructured":"Pekhimenko, G., et al.: Exploiting compressed block size as an indicator of future reuse. In: International Symposium on High Performance Computer Architecture, pp. 51\u201363 (2015)","DOI":"10.1109\/HPCA.2015.7056021"},{"key":"12_CR22","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S.H., et al.: Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories. In: International Symposium on Low Power Electronics and Design, pp. 90\u201395 (2000)","DOI":"10.1145\/344166.344526"},{"key":"12_CR23","doi-asserted-by":"crossref","unstructured":"Seznec, A.: A case for two-way skewed-associative caches. In: International Symposium on Computer Architecture (1993)","DOI":"10.1145\/165123.165152"},{"key":"12_CR24","doi-asserted-by":"crossref","unstructured":"Teran, E., Wang, Z., Jimenez, D.A.: Perceptron learning for reuse prediction. In: International Symposium on Microarchitecture, pp. 1\u201312 (2016)","DOI":"10.1109\/MICRO.2016.7783705"},{"issue":"1","key":"12_CR25","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/LCA.2017.2762660","volume":"17","author":"A Vakil-Ghahani","year":"2018","unstructured":"Vakil-Ghahani, A., Mahdizadeh-Shahri, S., et al.: Cache replacement policy based on expected hit count. IEEE Comput. Archit. Lett. 17(1), 64\u201367 (2018)","journal-title":"IEEE Comput. Archit. Lett."}],"container-title":["Communications in Computer and Information Science","High Performance Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-41050-6_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,31]],"date-time":"2024-07-31T15:10:43Z","timestamp":1722438643000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-41050-6_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030410490","9783030410506"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-41050-6_12","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"14 February 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"WSCAD","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Symposium on High Performance Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"S\u00e3o Paulo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Brazil","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 October 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 October 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"wscad2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/wscad.sbc.org.br\/2018\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"OCS","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"61","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"12","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"20% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1.54","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}