{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T06:11:20Z","timestamp":1648793480147},"publisher-location":"Cham","reference-count":29,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030410490","type":"print"},{"value":"9783030410506","type":"electronic"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-41050-6_9","type":"book-chapter","created":{"date-parts":[[2020,2,13]],"date-time":"2020-02-13T01:19:40Z","timestamp":1581556780000},"page":"135-151","update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["High-Performance RISC-V Emulation"],"prefix":"10.1007","author":[{"given":"Leandro","family":"Lupori","sequence":"first","affiliation":[]},{"given":"Vanderson Martins","family":"do Rosario","sequence":"additional","affiliation":[]},{"given":"Edson","family":"Borin","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,2,14]]},"reference":[{"key":"9_CR1","doi-asserted-by":"crossref","unstructured":"Auler, R., Borin, E.: The case for flexible ISAs: unleashing hardware and software. In: SBAC-PAD 2017 (2017)","DOI":"10.1109\/SBAC-PAD.2017.16"},{"key":"9_CR2","unstructured":"Baraz, L., et al.: IA-32 execution layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium\u00ae-based systems. In: 36th MICRO (2003)"},{"key":"9_CR3","unstructured":"Bellard, F.: TinyEMU. \nhttps:\/\/bellard.org\/tinyemu\n\n. Accessed 27 Oct 2018"},{"key":"9_CR4","unstructured":"Bellard, F.: QEMU, a fast and portable dynamic translator. In: USENIX, FREENIX Track (2005)"},{"issue":"6","key":"9_CR5","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1145\/1993316.1993508","volume":"46","author":"I B\u00f6hm","year":"2011","unstructured":"B\u00f6hm, I., von Koch, T.J.E., Kyle, S.C., Franke, B., Topham, N.: Generalized just-in-time trace compilation using a parallel task farm in a dynamic binary translator. ACM SIGPLAN Not. 46(6), 74\u201385 (2011)","journal-title":"ACM SIGPLAN Not."},{"key":"9_CR6","doi-asserted-by":"crossref","unstructured":"Borin, E., Wu, Y.: Characterization of DBT overhead. In: 2009 IEEE International Symposium on Workload Characterization (2009)","DOI":"10.1109\/IISWC.2009.5306785"},{"key":"9_CR7","doi-asserted-by":"crossref","unstructured":"Cesar, D., Auler, R., Dalibera, R., Rigo, S., Borin, E., Araujo, G.: Modeling virtual machines misprediction overhead. In: 2013 IISWC (2013)","DOI":"10.1109\/IISWC.2013.6704681"},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"Cifuentes, C., Malhotra, V.M.: Binary translation: static, dynamic, retargetable? In: ICSM (1996)","DOI":"10.1109\/ICSM.1996.565037"},{"key":"9_CR9","unstructured":"Clark, M., Hoult, B.: rv8: a high performance RISC-V to x86 binary translator. In: 1st CARRV (2017)"},{"key":"9_CR10","unstructured":"RISC-V Foundation. \nhttp:\/\/riscv.org\/risc-v-foundation\n\n. Accessed 21 Oct 2018"},{"key":"9_CR11","unstructured":"RISC-V Foundation: RISC-V QEMU. \nhttps:\/\/github.com\/riscv\/riscv-qemu\n\n. Accessed 21 Oct 2018"},{"key":"9_CR12","unstructured":"RISC-V Foundation: RISCV-angel. \nhttps:\/\/github.com\/riscv\/riscv-angel\n\n. Accessed 24 Oct 2019"},{"key":"9_CR13","unstructured":"RISC-V Foundation: Spike RISC-V ISA simulator. \nhttps:\/\/github.com\/riscv\/riscv-isa-sim\n\n. Accessed 24 Jan 2019"},{"key":"9_CR14","unstructured":"Gomes, G.F.T., Borin, E.: Indirect branch emulation techniques in virtual machines. Dissertation, University of Campinas (2014)"},{"key":"9_CR15","unstructured":"Guthaus, M.R., Ringenberg, J.S., Ernst, D., Austin, T.M., Mudge, T., Brown, R.B.: Mibench: a free, commercially representative embedded benchmark suite. In: WWC-4 (2001)"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Hong, D.Y., et al.: HQEMU: a multi-threaded and retargetable dynamic binary translator on multicores. In: CGO 2012 (2012)","DOI":"10.1145\/2259016.2259030"},{"key":"9_CR17","unstructured":"Ilbeyi, B., Lockhart, D., Batten, C.: Pydgin for RISC-V: a fast and productive instruction-set simulator. In: 3rd CARRV (2016)"},{"issue":"29es","key":"9_CR18","first-page":"7","volume":"1996","author":"KP Lawton","year":"1996","unstructured":"Lawton, K.P.: Bochs: a portable PC emulator for Unix\/x. Linux J. 1996(29es), 7 (1996)","journal-title":"Linux J."},{"key":"9_CR19","doi-asserted-by":"crossref","unstructured":"Lupori, L., do Rosario, V.M., Borin, E.: Towards a high-performance RISC-V emulator. In: WSCAD 2018 (2018)","DOI":"10.1109\/WSCAD.2018.00041"},{"key":"9_CR20","unstructured":"Probst, M.: Dynamic binary translation. In: UKUUG (2002)"},{"key":"9_CR21","unstructured":"Roelke, A., Stan, M.R.: RISC5: implementing the RISC-V ISA in Gem5. In: 1st CARRV (2017)"},{"issue":"3","key":"9_CR22","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/LES.2017.2718531","volume":"9","author":"F Salgado","year":"2017","unstructured":"Salgado, F., Gomes, T., Pinto, S., Cabral, J., Tavares, A.: Condition codes evaluation on dynamic binary translation for embedded platforms. IEEE Embed. Syst. Lett. 9(3), 89\u201392 (2017)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"9_CR23","doi-asserted-by":"crossref","unstructured":"Shen, B.Y., Chen, J.Y., Hsu, W.C., Yang, W.: LLBT: an LLVM-based static binary translator. In: CASES 2012 (2012)","DOI":"10.1145\/2380403.2380419"},{"key":"9_CR24","volume-title":"Virtual Machines: Versatile Platforms for Systems and Processes","author":"J Smith","year":"2005","unstructured":"Smith, J., Nair, R.: Virtual Machines: Versatile Platforms for Systems and Processes. Elsevier, Amsterdam (2005)"},{"key":"9_CR25","unstructured":"Imperas Software: Imperas RISC-V solutions. \nhttps:\/\/www.imperas.com\/imperas-riscv-solutions\n\n. Accessed 02 Dec 2018"},{"key":"9_CR26","unstructured":"Imperas Software: OVP simulator for RISC-V. \nhttps:\/\/github.com\/riscv\/riscv-ovpsim\n\n. Accessed 02 Dec 2018"},{"key":"9_CR27","unstructured":"Ta, T., Cheng, L., Batten, C.: Simulating multi-core RISC-V systems in Gem5. In: 1st CARRV (2018)"},{"key":"9_CR28","doi-asserted-by":"crossref","unstructured":"Waterman, A., Lee, Y., Patterson, D.A., Asanovi, K.: The RISC-V instruction set manual. Volume 1: user-level ISA, version 2.0. Technical report, EECS Department, University of California, Berkeley (2014)","DOI":"10.21236\/ADA605735"},{"key":"9_CR29","doi-asserted-by":"crossref","unstructured":"Zhang, X., Guo, Q., Chen, Y., Chen, T., Hu, W.: HERMES: a fast cross-ISA binary translator with post-optimization. In: CG0 2015 (2015)","DOI":"10.1109\/CGO.2015.7054204"}],"container-title":["Communications in Computer and Information Science","High Performance Computing Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-41050-6_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,13]],"date-time":"2020-02-13T01:21:01Z","timestamp":1581556861000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-41050-6_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030410490","9783030410506"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-41050-6_9","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"value":"1865-0929","type":"print"},{"value":"1865-0937","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"14 February 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"WSCAD","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Symposium on High Performance Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"S\u00e3o Paulo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Brazil","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2018","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 October 2018","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 October 2018","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"wscad2018","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/wscad.sbc.org.br\/2018\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"OCS","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"61","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"12","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"20% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1.54","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}