{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:01:06Z","timestamp":1740099666023,"version":"3.37.3"},"publisher-location":"Cham","reference-count":43,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030411305"},{"type":"electronic","value":"9783030411312"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-41131-2_2","type":"book-chapter","created":{"date-parts":[[2020,2,17]],"date-time":"2020-02-17T06:06:49Z","timestamp":1581919609000},"page":"28-43","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Multicore Models of Communication for Cyber-Physical Systems"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2366-382X","authenticated-orcid":false,"given":"Martin","family":"Schoeberl","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,2,18]]},"reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Bachrach, J., et al.: Chisel: constructing hardware in a scala embedded language. In: The 49th Annual Design Automation Conference (DAC 2012), pp. 1216\u20131225. ACM, San Francisco, June 2012","DOI":"10.1145\/2228360.2228584"},{"key":"2_CR2","doi-asserted-by":"publisher","unstructured":"Becker, M., Dasari, D., Nicolic, B., Akesson, B., Nelis, V., Nolte, T.: Contention-free execution of automotive applications on a clustered many-core platform. In: 28th Euromicro Conference on Real-Time Systems (ECRTS), pp. 14\u201324, July 2016. \nhttps:\/\/doi.org\/10.1109\/ECRTS.2016.14","DOI":"10.1109\/ECRTS.2016.14"},{"key":"2_CR3","doi-asserted-by":"publisher","unstructured":"Brandner, F., Schoeberl, M.: Static routing in symmetric real-time network-on-chips. In: Proceedings of the 20th International Conference on Real-Time and Network Systems (RTNS 2012), Pont a Mousson, France, pp. 61\u201370, November 2012. \nhttps:\/\/doi.org\/10.1145\/2392987.2392995","DOI":"10.1145\/2392987.2392995"},{"issue":"1","key":"2_CR4","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/18.61110","volume":"37","author":"RL Cruz","year":"1991","unstructured":"Cruz, R.L.: A calculus for network delay. I. Network elements in isolation. IEEE Trans. Inf. Theory 37(1), 114\u2013131 (1991). \nhttps:\/\/doi.org\/10.1109\/18.61110","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"1","key":"2_CR5","doi-asserted-by":"publisher","first-page":"132","DOI":"10.1109\/18.61110","volume":"37","author":"RL Cruz","year":"1991","unstructured":"Cruz, R.L.: A calculus for network delay. II. Network analysis. IEEE Trans. Inf. Theory 37(1), 132\u2013141 (1991). \nhttps:\/\/doi.org\/10.1109\/18.61110","journal-title":"IEEE Trans. Inf. Theory"},{"key":"2_CR6","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: DAC, pp. 684\u2013689. ACM (2001)","DOI":"10.1145\/378239.379048"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Dupont de Dinechin, B., van Amstel, D., Poulhi\u00e8s, M., Lager, G.: Time-critical computing on a single-chip massively parallel processor. In: Conference on Design, Automation and Test in Europe, DATE 2014, pp. 97:1\u201397:6. European Design and Automation Association, Leuven (2014)","DOI":"10.7873\/DATE2014.110"},{"key":"2_CR8","doi-asserted-by":"publisher","unstructured":"Dupont de Dinechin, B., Durand, Y., van Amstel, D., Ghiti, A.: Guaranteed services of the NoC of a manycore processor. In: International Workshop on Network on Chip Architectures (NoCArc), pp. 11\u201316. ACM, New York, December 2014. \nhttps:\/\/doi.org\/10.1145\/2685342.2685344","DOI":"10.1145\/2685342.2685344"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Goossens, K., Hansson, A.: The AEthereal network on chip after ten years: goals, evolution, lessons, and future. In: Proceedings of the 47th ACM\/IEEE Design Automation Conference (DAC 2010), pp. 306\u2013311 (2010)","DOI":"10.1145\/1837274.1837353"},{"issue":"4\u20135","key":"2_CR10","doi-asserted-by":"publisher","first-page":"472","DOI":"10.1016\/j.micpro.2012.08.004","volume":"37","author":"F Gruian","year":"2013","unstructured":"Gruian, F., Schoeberl, M.: Hardware support for CSP on a Java chip-multiprocessor. Microprocess. Microsyst. 37(4\u20135), 472\u2013481 (2013). \nhttps:\/\/doi.org\/10.1016\/j.micpro.2012.08.004","journal-title":"Microprocess. Microsyst."},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Hansson, A., Subburaman, M., Goossens, K.: aelite: a flit-synchronous network on chip with composable and predictable services. In: Proceedings of the Conference on Design, Automation and Test in Europe (DATE 2009), Leuven, Belgium, pp. 250\u2013255 (2009)","DOI":"10.1109\/DATE.2009.5090666"},{"key":"2_CR12","unstructured":"Heckmann, R., Ferdinand, C.: Worst-case execution time prediction by static program analysis. Technical report, AbsInt Angewandte Informatik GmbH. Accessed Nov 2013"},{"key":"2_CR13","volume-title":"Computer Architecture: A Quantitative Approach","author":"J Hennessy","year":"2006","unstructured":"Hennessy, J., Patterson, D.: Computer Architecture: A Quantitative Approach, 4th edn. Morgan Kaufmann Publishers, Burlington (2006)","edition":"4"},{"issue":"10","key":"2_CR14","doi-asserted-by":"publisher","first-page":"549","DOI":"10.1145\/355620.361161","volume":"17","author":"CAR Hoare","year":"1974","unstructured":"Hoare, C.A.R.: Monitors: an operating system structuring concept. Commun. ACM 17(10), 549\u2013557 (1974). \nhttps:\/\/doi.org\/10.1145\/355620.361161","journal-title":"Commun. ACM"},{"issue":"8","key":"2_CR15","doi-asserted-by":"publisher","first-page":"666","DOI":"10.1145\/359576.359585","volume":"21","author":"CAR Hoare","year":"1978","unstructured":"Hoare, C.A.R.: Communicating sequential processes. Commun. ACM 21(8), 666\u2013677 (1978). \nhttps:\/\/doi.org\/10.1145\/359576.359585","journal-title":"Commun. ACM"},{"issue":"5","key":"2_CR16","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.1987.305012","volume":"7","author":"M Homewood","year":"1987","unstructured":"Homewood, M., May, D., Shepherd, D., Shepherd, R.: The IMS T800 transputer. IEEE Micro 7(5), 10\u201326 (1987). \nhttps:\/\/doi.org\/10.1109\/MM.1987.305012","journal-title":"IEEE Micro"},{"key":"2_CR17","doi-asserted-by":"publisher","first-page":"479","DOI":"10.1109\/TVLSI.2015.2405614","volume":"24","author":"E Kasapaki","year":"2016","unstructured":"Kasapaki, E., Schoeberl, M., S\u00f8rensen, R.B., M\u00fcller, C.T., Goossens, K., Spars\u00f8, J.: Argo: a real-time network-on-chip architecture with an efficient GALS implementation. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24, 479\u2013492 (2016). \nhttps:\/\/doi.org\/10.1109\/TVLSI.2015.2405614","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"3","key":"2_CR18","doi-asserted-by":"publisher","first-page":"1087","DOI":"10.1109\/18.669170","volume":"44","author":"JY Boudec Le","year":"1998","unstructured":"Le Boudec, J.Y.: Application of network calculus to guaranteed service networks. IEEE Trans. Inf. Theory 44(3), 1087\u20131096 (1998). \nhttps:\/\/doi.org\/10.1109\/18.669170","journal-title":"IEEE Trans. Inf. Theory"},{"issue":"9","key":"2_CR19","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proc. IEEE 75(9), 1235\u20131245 (1987). \nhttps:\/\/doi.org\/10.1109\/PROC.1987.13876","journal-title":"Proc. IEEE"},{"key":"2_CR20","unstructured":"Liu, I.: Precision Timed Machines. Ph.D. thesis, EECS Department, University of California, Berkeley, May 2012"},{"key":"2_CR21","doi-asserted-by":"crossref","unstructured":"Liu, I., Reineke, J., Broman, D., Zimmer, M., Lee, E.A.: A PRET microarchitecture implementation with repeatable timing and competitive performance. In: Proceedings of IEEE International Conference on Computer Design (ICCD 2012), October 2012","DOI":"10.1109\/ICCD.2012.6378622"},{"key":"2_CR22","doi-asserted-by":"publisher","unstructured":"Lohstroh, M., et al.: Actors revisited for time-critical systems. In: Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019, pp. 152:1\u2013152:4. ACM, New York (2019). \nhttps:\/\/doi.org\/10.1145\/3316781.3323469","DOI":"10.1145\/3316781.3323469"},{"key":"2_CR23","unstructured":"May, D., Shepherd, R.: Occam and the transputer. In: Proceedings of the IFIP WG 10.3 Workshop on Concurrent Languages in Distributed Systems: Hardware Supported Implementation, pp. 19\u201333. Elsevier North-Holland Inc., New York (1985)"},{"key":"2_CR24","unstructured":"Metzlaff, S., Mische, J., Ungerer, T.: A real-time capable many-core model. In: Proceedings of 32nd IEEE Real-Time Systems Symposium: Work-in-Progress Session (2011)"},{"key":"2_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"139","DOI":"10.1007\/978-3-319-54999-6_11","volume-title":"Architecture of Computing Systems \u2013 ARCS 2017","author":"J Mische","year":"2017","unstructured":"Mische, J., Frieb, M., Stegmeier, A., Ungerer, T.: Reduced complexity many-core: timing predictability due to message-passing. In: Knoop, J., Karl, W., Schulz, M., Inoue, K., Pionteck, T. (eds.) ARCS 2017. LNCS, vol. 10172, pp. 139\u2013151. Springer, Cham (2017). \nhttps:\/\/doi.org\/10.1007\/978-3-319-54999-6_11"},{"key":"2_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1007\/978-3-030-27562-4_14","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"J Mische","year":"2019","unstructured":"Mische, J., Frieb, M., Stegmeier, A., Ungerer, T.: PIMP my many-core: pipeline-integrated message passing. In: Pnevmatikatos, D.N., Pelcat, M., Jung, M. (eds.) SAMOS 2019. LNCS, vol. 11733, pp. 199\u2013211. Springer, Cham (2019). \nhttps:\/\/doi.org\/10.1007\/978-3-030-27562-4_14"},{"key":"2_CR27","doi-asserted-by":"crossref","unstructured":"Olofsson, A., Nordstr\u00f6m, T., ul Abdin, Z.: Kickstarting high-performance energy-efficient manycore architectures with Epiphany. In: Matthews, M.B. (ed.) Proceedings of Asilomar Conference on Signals, Systems and Computers, pp. 1719\u20131726. IEEE (2014)","DOI":"10.1109\/ACSSC.2014.7094761"},{"key":"2_CR28","doi-asserted-by":"publisher","unstructured":"Paukovits, C., Kopetz, H.: Concepts of switching in the time-triggered network-on-chip. In: Proceedings of the 14th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2008), pp. 120\u2013129, August 2008. \nhttps:\/\/doi.org\/10.1109\/RTCSA.2008.18","DOI":"10.1109\/RTCSA.2008.18"},{"key":"2_CR29","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102896","author":"MB Petersen","year":"2019","unstructured":"Petersen, M.B., Riber, A.V., Andersen, S.T., Schoeberl, M.: Time-predictable distributed shared on-chip memory. Microprocess. Microsyst. (2019). \nhttps:\/\/doi.org\/10.1016\/j.micpro.2019.102896","journal-title":"Microprocess. Microsyst."},{"volume-title":"System Design, Modeling, and Simulation using Ptolemy II","year":"2014","key":"2_CR30","unstructured":"Ptolemaeus, C. (ed.): System Design, Modeling, and Simulation using Ptolemy II. Ptolemy.org, Berkeley (2014)"},{"key":"2_CR31","doi-asserted-by":"publisher","unstructured":"Puffitsch, W., S\u00f8rensen, R.B., Schoeberl, M.: Time-division multiplexing vs network calculus: a comparison. In: Proceedings of the 23th International Conference on Real-Time and Network Systems (RTNS 2015), Lille, France, November 2015. \nhttps:\/\/doi.org\/10.1145\/2834848.2834868","DOI":"10.1145\/2834848.2834868"},{"key":"2_CR32","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2009\/758480","volume":"2009","author":"Martin Schoeberl","year":"2009","unstructured":"Schoeberl, M.: Time-predictable computer architecture. EURASIP J. Embedded Syst. 2009, 17 p. (2009). Article ID 758480. \nhttps:\/\/doi.org\/10.1155\/2009\/758480","journal-title":"EURASIP Journal on Embedded Systems"},{"key":"2_CR33","doi-asserted-by":"publisher","unstructured":"Schoeberl, M.: One-way shared memory. In: 2018 Design, Automation and Test in Europe Conference Exhibition (DATE), pp. 269\u2013272, March 2018. \nhttps:\/\/doi.org\/10.23919\/DATE.2018.8342017","DOI":"10.23919\/DATE.2018.8342017"},{"issue":"9","key":"2_CR34","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1016\/j.sysarc.2015.04.002","volume":"61","author":"M Schoeberl","year":"2015","unstructured":"Schoeberl, M., et al.: T-CREST: time-predictable multi-core architecture for embedded systems. J. Syst. Architect. 61(9), 449\u2013471 (2015). \nhttps:\/\/doi.org\/10.1016\/j.sysarc.2015.04.002","journal-title":"J. Syst. Architect."},{"key":"2_CR35","doi-asserted-by":"publisher","unstructured":"Schoeberl, M., Chong, D.V., Puffitsch, W., Spars\u00f8 J.: A time-predictable memory network-on-chip. In: Proceedings of the 14th International Workshop on Worst-Case Execution Time Analysis (WCET 2014), Madrid, Spain, pp. 53\u201362, July 2014. \nhttps:\/\/doi.org\/10.4230\/OASIcs.WCET.2014.53","DOI":"10.4230\/OASIcs.WCET.2014.53"},{"key":"2_CR36","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"295","DOI":"10.1007\/978-3-030-18656-2_22","volume-title":"Architecture of Computing Systems - ARCS 2019","author":"M Schoeberl","year":"2019","unstructured":"Schoeberl, M., Pezzarossa, L., Spars\u00f8, J.: A minimal network interface for a simple network-on-chip. In: Schoeberl, M., Hochberger, C., Uhrig, S., Brehm, J., Pionteck, T. (eds.) ARCS 2019. LNCS, vol. 11479, pp. 295\u2013307. Springer, Heidelberg (2019). \nhttps:\/\/doi.org\/10.1007\/978-3-030-18656-2_22"},{"key":"2_CR37","doi-asserted-by":"publisher","unstructured":"Schoeberl, M., Pezzarossa, L., Spars\u00f8 J.: S4noc: a minimalistic network-on-chip for real-time multicores. In: 12th International Workshop on Network on Chip Architectures (NoCArc 2019). ACM, October 2019. \nhttps:\/\/doi.org\/10.1145\/3356045.3360714","DOI":"10.1145\/3356045.3360714"},{"issue":"2","key":"2_CR38","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1007\/s11241-018-9300-4","volume":"54","author":"M Schoeberl","year":"2018","unstructured":"Schoeberl, M., Puffitsch, W., Hepp, S., Huber, B., Prokesch, D.: Patmos: a time-predictable microprocessor. Real-Time Syst. 54(2), 389\u2013423 (2018). \nhttps:\/\/doi.org\/10.1007\/s11241-018-9300-4","journal-title":"Real-Time Syst."},{"key":"2_CR39","doi-asserted-by":"publisher","unstructured":"Schoeberl, M., S\u00f8rensen, R.B., Spars\u00f8 J.: Models of communication for multicore processors. In: Proceedings of the 11th Workshop on Software Technologies for Embedded and Ubiquitous Systems (SEUS 2015). pp. 44\u201351. IEEE, Auckland, April 2015. \nhttps:\/\/doi.org\/10.1109\/ISORCW.2015.57","DOI":"10.1109\/ISORCW.2015.57"},{"key":"2_CR40","doi-asserted-by":"crossref","unstructured":"Schoeberl, M., Str\u00f8m, T.B., Baris, O., Spars\u00f8 J.: Scratchpad memories with ownership. In: 2019 Design, Automation and Test in Europe Conference Exhibition (DATE) (2019)","DOI":"10.23919\/DATE.2019.8714926"},{"issue":"2","key":"2_CR41","doi-asserted-by":"publisher","first-page":"47:1","DOI":"10.1145\/3157667","volume":"17","author":"M Shoushtari","year":"2018","unstructured":"Shoushtari, M., Donyanavard, B., Bathen, L.A.D., Dutt, N.: Shave-ice: sharing distributed virtualized SPMS in many-core embedded systems. ACM Trans. Embed. Comput. Syst. 17(2), 47:1\u201347:25 (2018). \nhttps:\/\/doi.org\/10.1145\/3157667","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"2_CR42","doi-asserted-by":"crossref","unstructured":"Spars\u00f8 J., Kasapaki, E., Schoeberl, M.: An area-efficient network interface for a TDM-based network-on-chip. In: Proceedings of the Conference on Design, Automation and Test in Europe, DATE 2013, pp. 1044\u20131047. EDA Consortium, San Jose (2013)","DOI":"10.7873\/DATE.2013.217"},{"issue":"3","key":"2_CR43","doi-asserted-by":"publisher","first-page":"292","DOI":"10.1145\/327070.327269","volume":"13","author":"C Whitby-Strevens","year":"1985","unstructured":"Whitby-Strevens, C.: The transputer. SIGARCH Comput. Archit. News 13(3), 292\u2013300 (1985). \nhttps:\/\/doi.org\/10.1145\/327070.327269","journal-title":"SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Computer Science","Cyber Physical Systems. Model-Based Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-41131-2_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,17]],"date-time":"2020-02-17T06:07:15Z","timestamp":1581919635000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-41131-2_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030411305","9783030411312"],"references-count":43,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-41131-2_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"18 February 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CyPhy","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Design, Modeling, and Evaluation of Cyber Physical Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"New York City, NY","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 October 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cyphy2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.cyphy.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"10","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"56% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1-2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}