{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T10:57:13Z","timestamp":1743073033325,"version":"3.40.3"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030415785"},{"type":"electronic","value":"9783030415792"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-41579-2_15","type":"book-chapter","created":{"date-parts":[[2020,2,17]],"date-time":"2020-02-17T16:09:09Z","timestamp":1581955749000},"page":"251-268","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["SecFlush: A Hardware\/Software Collaborative Design for Real-Time Detection and Defense Against Flush-Based Cache Attacks"],"prefix":"10.1007","author":[{"given":"Churan","family":"Tang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zongbin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cunqing","family":"Ma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jingquan","family":"Ge","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chenyang","family":"Tu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,2,18]]},"reference":[{"key":"15_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1007\/11935308_9","volume-title":"Information and Communications Security","author":"O Ac\u0131i\u00e7mez","year":"2006","unstructured":"Ac\u0131i\u00e7mez, O., Ko\u00e7, \u00c7.K.: Trace-driven cache attacks on AES (Short Paper). In: Ning, P., Qing, S., Li, N. (eds.) ICICS 2006. LNCS, vol. 4307, pp. 112\u2013121. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11935308_9"},{"key":"15_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"271","DOI":"10.1007\/11967668_18","volume-title":"Topics in Cryptology \u2013 CT-RSA 2007","author":"O Ac\u0131i\u00e7mez","year":"2006","unstructured":"Ac\u0131i\u00e7mez, O., Schindler, W., Ko\u00e7, \u00c7.K.: Cache based remote timing attack on the AES. In: Abe, M. (ed.) CT-RSA 2007. LNCS, vol. 4377, pp. 271\u2013286. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11967668_18"},{"key":"15_CR3","unstructured":"Alam, M., Bhattacharya, S., Mukhopadhyay, D., Bhattacharya, S.: Performance counters to rescue: a machine learning based safeguard against micro-architectural side-channel-attacks. IACR Cryptology ePrint Archive 2017, 564 (2017)"},{"key":"15_CR4","unstructured":"ARM: ARM architecture reference manual: Armv7-a and armv7-r edition. https:\/\/developer.arm.com\/docs\/ddi0406\/c\/arm-architecture-reference-manual-armv7-a-and-armv7-r-edition. Accessed 2014"},{"key":"15_CR5","unstructured":"ARM: ARM CPU cortex-a9: Widely deployed multicore processor. https:\/\/www.arm.com\/products\/silicon-ip-cpu\/cortex-a\/cortex-a9. Accessed 2012"},{"key":"15_CR6","unstructured":"ARM: Cortex-a9 technical reference manual. https:\/\/developer.arm.com\/docs\/ddi0388\/latest. Accessed 2012"},{"key":"15_CR7","unstructured":"ARM: Pl310 cache controller technical reference manual. https:\/\/developer.arm.com\/docs\/ddi0246\/a. Accessed 2007"},{"key":"15_CR8","unstructured":"Bernstein, D.J.: Cache-timing attacks on AES. http:\/\/cr.yp.to\/papers.html#cachetiming (2005)"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Bertoni, G., Zaccaria, V., Breveglieri, L., Monchiero, M., Palermo, G.: AES power attack based on induced cache miss and countermeasure. In: International Conference on Information Technology: Coding and Computing (ITCC 2005)-Volume II. vol. 1, pp. 586\u2013591. IEEE (2005)","DOI":"10.1109\/ITCC.2005.62"},{"key":"15_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1007\/11894063_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"J Bonneau","year":"2006","unstructured":"Bonneau, J., Mironov, I.: Cache-collision timing attacks against AES. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 201\u2013215. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11894063_16"},{"key":"15_CR11","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1016\/j.asoc.2016.09.014","volume":"49","author":"M Chiappetta","year":"2016","unstructured":"Chiappetta, M., Savas, E., Yilmaz, C.: Real time detection of cache-based side-channel attacks using hardware performance counters. Appl. Soft Comput. 49, 1162\u20131174 (2016)","journal-title":"Appl. Soft Comput."},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Gruss, D., Maurice, C., Fogh, A., Lipp, M., Mangard, S.: Prefetch side-channel attacks: bypassing SMAP and kernel ASLR. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, pp. 368\u2013379. ACM (2016)","DOI":"10.1145\/2976749.2978356"},{"key":"15_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1007\/978-3-319-40667-1_14","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"D Gruss","year":"2016","unstructured":"Gruss, D., Maurice, C., Wagner, K., Mangard, S.: Flush+Flush: a fast and stealthy cache attack. In: Caballero, J., Zurutuza, U., Rodr\u00edguez, R.J. (eds.) DIMVA 2016. LNCS, vol. 9721, pp. 279\u2013299. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-40667-1_14"},{"key":"15_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1007\/978-3-642-03317-9_4","volume-title":"Fast Software Encryption","author":"S Gueron","year":"2009","unstructured":"Gueron, S.: Intel\u2019s new AES instructions for enhanced performance and security. In: Dunkelman, O. (ed.) FSE 2009. LNCS, vol. 5665, pp. 51\u201366. Springer, Heidelberg (2009). https:\/\/doi.org\/10.1007\/978-3-642-03317-9_4"},{"key":"15_CR15","unstructured":"Gueron, S.: Intel\u00ae advanced encryption standard (AES) new instructions set. Intel Corporation (2010)"},{"key":"15_CR16","doi-asserted-by":"publisher","unstructured":"Gullasch, D., Bangerter, E., Krenn, S.: Cache games - bringing access-based cache attacks on AES to practice. In: 2011 IEEE Symposium on Security and Privacy, pp. 490\u2013505. IEEE, May 2011. https:\/\/doi.org\/10.1109\/SP.2011.22","DOI":"10.1109\/SP.2011.22"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution, 1\u201319. CoRR abs\/1801.01203 (2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"15_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology \u2014 CRYPTO 1996","author":"PC Kocher","year":"1996","unstructured":"Kocher, P.C.: Timing attacks on implementations of diffie-hellman, RSA, DSS, and other systems. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol. 1109, pp. 104\u2013113. Springer, Heidelberg (1996). https:\/\/doi.org\/10.1007\/3-540-68697-5_9"},{"key":"15_CR19","first-page":"76","volume":"5","author":"C Lauradoux","year":"2005","unstructured":"Lauradoux, C.: Collision attacks on processors with cache and countermeasures. WEWoRC 5, 76\u201385 (2005)","journal-title":"WEWoRC"},{"key":"15_CR20","unstructured":"Lipp, M., Gruss, D., Spreitzer, R., Maurice, C., Mangard, S.: Armageddon: cache attacks on mobile devices. In: 25th USENIX Security Symposium (USENIX Security 2016), pp. 549\u2013564. USENIX Association, Austin (2016)"},{"key":"15_CR21","unstructured":"Lipp, M., et al.: Meltdown: reading kernel memory from user space. In: 27th USENIX Security Symposium (USENIX Security 2018), pp. 973\u2013990. USENIX Association, Baltimore (2018)"},{"key":"15_CR22","doi-asserted-by":"crossref","unstructured":"Neve, M., Seifert, J.P., Wang, Z.: A refined look at Bernstein\u2019s AES side-channel analysis. In: Proceedings of the 2006 ACM Symposium on Information, Computer and Communications Security, pp. 369\u2013369. ACM (2006)","DOI":"10.1145\/1128817.1128887"},{"key":"15_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11605805_1","volume-title":"Topics in Cryptology \u2013 CT-RSA 2006","author":"DA Osvik","year":"2006","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Pointcheval, D. (ed.) CT-RSA 2006. LNCS, vol. 3860, pp. 1\u201320. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11605805_1"},{"issue":"1","key":"15_CR24","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1016\/S1363-4127(03)00104-3","volume":"8","author":"D Page","year":"2003","unstructured":"Page, D.: Defending against cache-based side-channel attacks. Inf. Secur. Tech. Rep. 8(1), 30\u201344 (2003)","journal-title":"Inf. Secur. Tech. Rep."},{"issue":"SI","key":"15_CR25","doi-asserted-by":"publisher","first-page":"181","DOI":"10.1145\/844128.844146","volume":"36","author":"CA Waldspurger","year":"2002","unstructured":"Waldspurger, C.A.: Memory resource management in VMW are ESX server. ACM SIGOPS Oper. Syst. Rev. 36(SI), 181\u2013194 (2002)","journal-title":"ACM SIGOPS Oper. Syst. Rev."},{"key":"15_CR26","unstructured":"XILINX: Zynq-7000 all programmable SOC technical reference manual (v1.12.2). https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug585-Zynq-7000-TRM.pdf. Accessed 2018"},{"key":"15_CR27","unstructured":"Yarom, Y., Falkner, K.: Flush+reload: a high resolution, low noise, l3 cache side-channel attack. In: 23rd USENIX Security Symposium (USENIX Security 2014), pp. 719\u2013732. USENIX Association, San Diego (2014)"},{"key":"15_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1007\/978-3-319-45719-2_6","volume-title":"Research in Attacks, Intrusions, and Defenses","author":"T Zhang","year":"2016","unstructured":"Zhang, T., Zhang, Y., Lee, R.B.: CloudRadar: a real-time side-channel attack detection system in clouds. In: Monrose, F., Dacier, M., Blanc, G., Garcia-Alfaro, J. (eds.) RAID 2016. LNCS, vol. 9854, pp. 118\u2013140. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-45719-2_6"},{"key":"15_CR29","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Reiter, M.K.: D\u00fcppel: retrofitting commodity operating systems to mitigate cache side channels in the cloud. In: Proceedings of the 2013 ACM SIGSAC Conference on Computer & Communications Security, pp. 827\u2013838. ACM (2013)","DOI":"10.1145\/2508859.2516741"},{"key":"15_CR30","unstructured":"Zhao, X.J., Wang, T.: Improved cache trace attack on AES and CLEFIA by considering cache miss and s-box misalignment. IACR Cryptology ePrint Archive 2010, 56 (2010)"}],"container-title":["Lecture Notes in Computer Science","Information and Communications Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-41579-2_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,10,15]],"date-time":"2022-10-15T20:03:22Z","timestamp":1665864202000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-41579-2_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030415785","9783030415792"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-41579-2_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"18 February 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICICS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Information and Communications Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Beijing","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 December 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17 December 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"icics2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easy Chair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"199","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"47","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"8","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}