{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:00:37Z","timestamp":1740099637577,"version":"3.37.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030432287"},{"type":"electronic","value":"9783030432294"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-43229-4_18","type":"book-chapter","created":{"date-parts":[[2020,3,19]],"date-time":"2020-03-19T00:03:53Z","timestamp":1584576233000},"page":"199-208","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Area Efficient and Reusable HEVC 1D-DCT Hardware Accelerator"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1422-0392","authenticated-orcid":false,"given":"Mate","family":"Cobrnic","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9660-2959","authenticated-orcid":false,"given":"Alen","family":"Duspara","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4558-7269","authenticated-orcid":false,"given":"Leon","family":"Dragic","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2345-0322","authenticated-orcid":false,"given":"Igor","family":"Piljic","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2462-0832","authenticated-orcid":false,"given":"Hrvoje","family":"Mlinaric","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8365-7002","authenticated-orcid":false,"given":"Mario","family":"Kovac","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,3,19]]},"reference":[{"key":"18_CR1","unstructured":"Telecommunication standardization sector of ITU: Recommendation ITU-T H.265 \u2014 International Standard ISO\/IEC 23008-2. International Telecommunication Union, Geneva (2015)"},{"issue":"12","key":"18_CR2","doi-asserted-by":"publisher","first-page":"1685","DOI":"10.1109\/TCSVT.2012.2221255","volume":"22","author":"F Bossen","year":"2012","unstructured":"Bossen, F., Flynn, D., Bross, B., Suhring, K.: HEVC complexity and implementation analysis. IEEE Trans. Circuits Syst. Video Technol. 22(12), 1685\u20131696 (2012). \nhttps:\/\/doi.org\/10.1109\/TCSVT.2012.2221255","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"issue":"6","key":"18_CR3","doi-asserted-by":"publisher","first-page":"1029","DOI":"10.1109\/JSTSP.2013.2270429","volume":"7","author":"M Budagavi","year":"2013","unstructured":"Budagavi, M., Fuldseth, A., Bj\u00f8ntegaard, G., Sze, V., Sadafale, M.: Core transform design in the high efficiency video coding (HEVC) standard. IEEE J. Sel. Top. Sign. Proces. 7(6), 1029\u20131041 (2013). \nhttps:\/\/doi.org\/10.1109\/JSTSP.2013.2270429","journal-title":"IEEE J. Sel. Top. Sign. Proces."},{"key":"18_CR4","unstructured":"Tikekar, M., Huang, C.-T., Juvekar, C., Chandrakasan, A.: Core transform property for practical throughput hardware design. Paper Presented at the 7th Meeting of the Joint Collaborative Team on Video Coding (JCT-VC), Geneva, 21\u201330 November 2011"},{"key":"18_CR5","unstructured":"Fuldseth, A., Bj\u00f8ntegaard, G., Sze, V., Budagavi, M.: Core transform design for HEVC. Paper Presented at the 7th Meeting of the Joint Collaborative Team on Video Coding (JCT-VC), Geneva, 21\u201330 November 2011"},{"key":"18_CR6","doi-asserted-by":"publisher","unstructured":"Zhao, W., Onoye, T., Song, T.: High-performance multiplierless transform architecture for HEVC. In: IEEE International Symposium on Circuits and Systems, Beijing, pp. 1668\u20131671. IEEE (2013). \nhttps:\/\/doi.org\/10.1109\/ISCAS.2013.6572184","DOI":"10.1109\/ISCAS.2013.6572184"},{"issue":"1","key":"18_CR7","doi-asserted-by":"publisher","first-page":"168","DOI":"10.1109\/TCSVT.2013.2276862","volume":"24","author":"PK Meher","year":"2014","unstructured":"Meher, P.K., Park, S.Y., Mohanty, B.K., Lim, K.S., Yeo, S.: Efficient integer DCT architectures for HEVC. IEEE Trans. Circuits Syst. Video Technol. 24(1), 168\u2013178 (2014). \nhttps:\/\/doi.org\/10.1109\/TCSVT.2013.2276862","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"18_CR8","doi-asserted-by":"publisher","unstructured":"Chatterjee, S., Sarawadekar, K.P.: A low cost, constant throughput and reusable 8X8 DCT architecture for HEVC. In: 59th International Midwest Symposium on Circuits and Systems, Abu Dhabi, pp. 1\u20134. IEEE (2016). \nhttps:\/\/doi.org\/10.1109\/MWSCAS.2016.7869994","DOI":"10.1109\/MWSCAS.2016.7869994"},{"key":"18_CR9","doi-asserted-by":"publisher","unstructured":"Bola\u00f1os-Jojoa, J.D., Velasco-Medina, J.: Efficient hardware design of N-point 1D-DCT for HEVC. In: 20th Symposium on Signal Processing, Images and Computer Vision, Bogota, pp. 1\u20136. IEEE (2015). \nhttps:\/\/doi.org\/10.1109\/STSIVA.2015.7330449","DOI":"10.1109\/STSIVA.2015.7330449"},{"key":"18_CR10","doi-asserted-by":"publisher","unstructured":"Abdelrasoul, M., Sayed, M.S., Goulart, V.: Scalable integer DCT architecture for HEVC encoder. In: IEEE Computer Society Annual Symposium on VLSI, Pittsburgh, pp. 314\u2013318. IEEE (2016). \nhttps:\/\/doi.org\/10.1109\/ISVLSI.2016.98","DOI":"10.1109\/ISVLSI.2016.98"},{"key":"18_CR11","doi-asserted-by":"publisher","unstructured":"Sj\u00f6vall, P., Viitam\u00e4ki, V., Vanne, J., H\u00e4m\u00e4l\u00e4inen, T.D.: High-level synthesis implementation of HEVC 2-D DCT\/DST on FPGA. In: IEEE International Conference on Acoustics, Speech and Signal Processing, New Orleans, pp. 1547\u20131551. IEEE (2017). \nhttps:\/\/doi.org\/10.1109\/ICASSP.2017.7952416","DOI":"10.1109\/ICASSP.2017.7952416"},{"key":"18_CR12","doi-asserted-by":"publisher","unstructured":"Arayacheeppreecha, P., Pumrin, S., Supmonchai, B.: Flexible input transform architecture for HEVC encoder on FPGA. In: 12th International Conference on Electrical Engineering\/Electronics, Computer, Telecommunications and Information Technology, Hua Hin, pp. 1\u20136. IEEE (2015). \nhttps:\/\/doi.org\/10.1109\/ECTICon.2015.7206947","DOI":"10.1109\/ECTICon.2015.7206947"},{"issue":"4","key":"18_CR13","doi-asserted-by":"publisher","first-page":"381","DOI":"10.1049\/iet-cds.2016.0423","volume":"11","author":"M Abdelrasoul","year":"2017","unstructured":"Abdelrasoul, M., Sayed, M.S., Goulart, V.: Real-time unified architecture for forward\/inverse discrete cosine transform in high efficiency video coding. IET Circuits Devices Syst. 11(4), 381\u2013387 (2017). \nhttps:\/\/doi.org\/10.1049\/iet-cds.2016.0423","journal-title":"IET Circuits Devices Syst."},{"key":"18_CR14","unstructured":"Bj\u00f8ntegaard, G.: Calculation of average PSNR differences between RD-curves. Paper Presented at the 16th Meeting of the Video Coding Experts Group (VCEG), Austin, 2\u20134 April 2001"},{"key":"18_CR15","doi-asserted-by":"publisher","unstructured":"Renda, G., Masera, M., Martina, M., Masera, G.: Approximate Arai DCT architecture for HEVC. In: New Generation of CAS, Genova, pp. 133\u2013136. IEEE (2017). \nhttps:\/\/doi.org\/10.1109\/NGCAS.2017.38","DOI":"10.1109\/NGCAS.2017.38"},{"issue":"9","key":"18_CR16","doi-asserted-by":"publisher","first-page":"1551","DOI":"10.1109\/TCAD.2007.893549","volume":"26","author":"P Tummeltshammer","year":"2007","unstructured":"Tummeltshammer, P., Hoe, J.C., Puschel, M.: Time-multiplexed multiple-constant multiplication. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(9), 1551\u20131563 (2007). \nhttps:\/\/doi.org\/10.1109\/TCAD.2007.893549","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"18_CR17","unstructured":"Spiral Project: Multiplexed Multiplier Block Generator. \nhttp:\/\/spiral.net\/hardware\/mmcm.html\n\n. Accessed 10 Dec 2018"},{"key":"18_CR18","doi-asserted-by":"publisher","unstructured":"Hong, L., Weifeng, H., Zhu, H., Mao, Z.: A cost effective 2-D adaptive block size IDCT architecture for HEVC standard. In: 56th International Midwest Symposium on Circuits and Systems, Columbus, pp. 1290\u20131293. IEEE (2013). \nhttps:\/\/doi.org\/10.1109\/MWSCAS.2013.6674891","DOI":"10.1109\/MWSCAS.2013.6674891"}],"container-title":["Lecture Notes in Computer Science","Parallel Processing and Applied Mathematics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-43229-4_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,19]],"date-time":"2020-03-19T00:08:47Z","timestamp":1584576527000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-43229-4_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030432287","9783030432294"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-43229-4_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"19 March 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"PPAM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Parallel Processing and Applied Mathematics","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Bialystok","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Poland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 September 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 September 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ppam2019a","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.ppam.pl\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"161","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"91","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"57% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2,5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}