{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T07:45:32Z","timestamp":1742975132666,"version":"3.40.3"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030436049"},{"type":"electronic","value":"9783030436056"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-43605-6_8","type":"book-chapter","created":{"date-parts":[[2020,3,18]],"date-time":"2020-03-18T00:03:27Z","timestamp":1584489807000},"page":"123-141","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Trust in IoT Devices: A Logic Encryption Perspective"],"prefix":"10.1007","author":[{"given":"Yasaswy","family":"Kasarabada","sequence":"first","affiliation":[]},{"given":"David","family":"Luria","sequence":"additional","affiliation":[]},{"given":"Ranga","family":"Vemuri","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,3,18]]},"reference":[{"issue":"1","key":"8_CR1","doi-asserted-by":"publisher","first-page":"16","DOI":"10.3390\/electronics6010016","volume":"6","author":"Q Alasad","year":"2017","unstructured":"Alasad, Q., Bi, Y., Yuan, J.S.: E2LEMI: energy-efficient logic encryption using multiplexer insertion. Electronics 6(1), 16 (2017)","journal-title":"Electronics"},{"issue":"2","key":"8_CR2","doi-asserted-by":"publisher","first-page":"142","DOI":"10.1007\/s41635-018-0036-3","volume":"2","author":"S Amir","year":"2018","unstructured":"Amir, S., et al.: Development and evaluation of hardware obfuscation benchmarks. J. Hardw. Syst. Secur. 2(2), 142\u2013161 (2018)","journal-title":"J. Hardw. Syst. Secur."},{"issue":"10","key":"8_CR3","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty, R.S., Bhunia, S.: HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(10), 1493\u20131502 (2009)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"El Massad, M., Garg, S., Tripunitara, M.: Reverse engineering camouflaged sequential circuits without scan access. In: 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 33\u201340. IEEE (2017)","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"8_CR5","unstructured":"Karmakar, R., Chatopadhyay, S., Kapur, R.: Encrypt flip-flop: a novel logic encryption technique for sequential circuits. arXiv preprint arXiv:1801.04961 (2018)"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Karmakar, R., Kumar, H., Chattopadhyay, S.: On finding suitable key-gate locations in logic encryption. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135. IEEE (2018)","DOI":"10.1109\/ISCAS.2018.8351235"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Kasarabada, Y., Chen, S., Vemuri, R.: On SAT-based attacks on encrypted sequential logic circuits. In: 20th International Symposium on Quality Electronic Design (ISQED), pp. 204\u2013211. IEEE (2019)","DOI":"10.1109\/ISQED.2019.8697421"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Kasarabada, Y., Thulasi Raman, S.R., Vemuri, R.: Deep state encryption for sequential logic circuits. In: 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 338\u2013343, July 2019","DOI":"10.1109\/ISVLSI.2019.00068"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Lee, Y.W., Touba, N.A.: Improving logic obfuscation via logic cone analysis. In: 2015 16th Latin-American Test Symposium (LATS), pp. 1\u20136. IEEE (2015)","DOI":"10.1109\/LATW.2015.7102410"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Li, M., et al.: Provably secure camouflaging strategy for IC protection. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (2017)","DOI":"10.1145\/2966986.2967065"},{"issue":"3","key":"8_CR11","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/MDT.2012.2205997","volume":"29","author":"S Narasimhan","year":"2012","unstructured":"Narasimhan, S., Chakraborty, R.S., Chakraborty, S.: Hardware IP protection during evaluation using embedded sequential trojan. IEEE Des. Test Comput. 29(3), 70\u201379 (2012)","journal-title":"IEEE Des. Test Comput."},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Pino, Y., Sinanoglu, O., Karri, R.: Security analysis of logic obfuscation. In: Proceedings of the 49th Annual Design Automation Conference, pp. 83\u201389. ACM (2012)","DOI":"10.1145\/2228360.2228377"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Roshanisefat, S., Mardani Kamali, H., Sasan, A.: SRClock: SAT-resistant cyclic logic locking for protecting the hardware. In: Proceedings of the 2018 on Great Lakes Symposium on VLSI, pp. 153\u2013158. ACM (2018)","DOI":"10.1145\/3194554.3194596"},{"issue":"10","key":"8_CR14","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2010.284","volume":"43","author":"JA Roy","year":"2010","unstructured":"Roy, J.A., Koushanfar, F., Markov, I.L.: Ending piracy of integrated circuits. Computer 43(10), 30\u201338 (2010)","journal-title":"Computer"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Samimi, M.S., Aerabi, E., Kazemi, Z., Fazeli, M., Patooghy, A.: Hardware enlightening: no where to hide your hardware trojans! In: 2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 251\u2013256. IEEE (2016)","DOI":"10.1109\/IOLTS.2016.7604712"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Shamsi, K., Li, M., Meade, T., Zhao, Z., Pan, D.Z., Jin, Y.: AppSAT: approximately deobfuscating integrated circuits. In: 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 95\u2013100. IEEE (2017)","DOI":"10.1109\/HST.2017.7951805"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Shamsi, K., Li, M., Meade, T., Zhao, Z., Pan, D.Z., Jin, Y.: Cyclic obfuscation for creating SAT-unresolvable circuits. In: Proceedings of the on Great Lakes Symposium on VLSI 2017, pp. 173\u2013178. ACM (2017)","DOI":"10.1145\/3060403.3060458"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Shamsi, K., Li, M., Pan, D.Z., Jin, Y.: KC2: key-condition crunching for fast sequential circuit deobfuscation. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 534\u2013539. IEEE (2019)","DOI":"10.23919\/DATE.2019.8715053"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Sirone, D., Subramanyan, P.: Functional analysis attacks on logic locking. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 936\u2013939. IEEE (2019)","DOI":"10.23919\/DATE.2019.8715163"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Ray, S., Malik, S.: Evaluating the security of logic encryption algorithms. In: 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 137\u2013143. IEEE (2015)","DOI":"10.1109\/HST.2015.7140252"},{"key":"8_CR21","unstructured":"Synopsys: Design compiler (2018). https:\/\/www.synopsys.com\/"},{"key":"8_CR22","unstructured":"Synopsys: Tetramax (2018). https:\/\/www.synopsys.com\/"},{"issue":"1","key":"8_CR23","first-page":"6","volume":"22","author":"K Xiao","year":"2016","unstructured":"Xiao, K., Forte, D., Jin, Y., Karri, R., Bhunia, S., Tehranipoor, M.: Hardware trojans: lessons learned after one decade of research. ACM Trans. Des. Autom. Electron. Syst. (TODAES) 22(1), 6 (2016)","journal-title":"ACM Trans. Des. Autom. Electron. Syst. (TODAES)"},{"key":"8_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1007\/978-3-662-53140-2_7","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2016","author":"Y Xie","year":"2016","unstructured":"Xie, Y., Srivastava, A.: Mitigating SAT attack on logic locking. In: Gierlichs, B., Poschmann, A.Y. (eds.) CHES 2016. LNCS, vol. 9813, pp. 127\u2013146. Springer, Heidelberg (2016). https:\/\/doi.org\/10.1007\/978-3-662-53140-2_7"},{"key":"8_CR25","doi-asserted-by":"crossref","unstructured":"Xie, Y., Srivastava, A.: Delay locking: security enhancement of logic locking against IC counterfeiting and overproduction. In: Proceedings of the 54th Annual Design Automation Conference 2017, p. 9. ACM (2017)","DOI":"10.1145\/3061639.3062226"},{"issue":"2","key":"8_CR26","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2018.2801220","volume":"38","author":"Y Xie","year":"2018","unstructured":"Xie, Y., Srivastava, A.: Anti-SAT: mitigating SAT attack on logic locking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(2), 199\u2013207 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/978-3-319-66787-4_10","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2017","author":"X Xu","year":"2017","unstructured":"Xu, X., Shakya, B., Tehranipoor, M.M., Forte, D.: Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks. In: Fischer, W., Homma, N. (eds.) CHES 2017. LNCS, vol. 10529, pp. 189\u2013210. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-66787-4_10"},{"key":"8_CR28","doi-asserted-by":"publisher","first-page":"2778","DOI":"10.1109\/TIFS.2019.2904838","volume":"14","author":"F Yang","year":"2019","unstructured":"Yang, F., Tang, M., Sinanoglu, O.: Stripped functionality logic locking with hamming distance based restore unit (SFLL-hd)-unlocked. IEEE Trans. Inf. Forensics Secur. 14, 2778\u20132786 (2019)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Yasin, M., Mazumdar, B., Rajendran, J.J., Sinanoglu, O.: SARLock: SAT attack resistant logic locking. In: 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 236\u2013241. IEEE (2016)","DOI":"10.1109\/HST.2016.7495588"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"Yasin, M., Mazumdar, B., Sinanoglu, O., Rajendran, J.: CamoPerturb: secure IC camouflaging for minterm protection. In: 2016 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138. IEEE (2016)","DOI":"10.1145\/2966986.2967012"},{"key":"8_CR31","unstructured":"Yasin, M., Mazumdar, B., Sinanoglu, O., Rajendran, J.: Removal attacks on logic locking and camouflaging techniques. IEEE Trans. Emerg. Top. Comput. 1 (2017)"},{"issue":"9","key":"8_CR32","doi-asserted-by":"publisher","first-page":"1411","DOI":"10.1109\/TCAD.2015.2511144","volume":"35","author":"M Yasin","year":"2015","unstructured":"Yasin, M., Rajendran, J.J., Sinanoglu, O., Karri, R.: On improving the security of logic locking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 35(9), 1411\u20131424 (2015)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR33","doi-asserted-by":"crossref","unstructured":"Yasin, M., Sengupta, A., Nabeel, M.T., Ashraf, M., Rajendran, J.J., Sinanoglu, O.: Provably-secure logic locking: from theory to practice. In: Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security, pp. 1601\u20131618. ACM (2017)","DOI":"10.1145\/3133956.3133985"},{"key":"8_CR34","doi-asserted-by":"crossref","unstructured":"Yasin, M., Sengupta, A., Schafer, B.C., Makris, Y., Sinanoglu, O., Rajendran, J.J.: What to lock?: functional and parametric locking. In: Proceedings of the on Great Lakes Symposium on VLSI 2017, pp. 351\u2013356. ACM (2017)","DOI":"10.1145\/3060403.3060492"},{"key":"8_CR35","doi-asserted-by":"crossref","unstructured":"Zhou, H., Jiang, R., Kong, S.: CycSAT: SAT-based attack on cyclic logic encryptions. In: Proceedings of the 36th International Conference on Computer-Aided Design, pp. 49\u201356. IEEE Press (2017)","DOI":"10.1109\/ICCAD.2017.8203759"}],"container-title":["IFIP Advances in Information and Communication Technology","Internet of Things. A Confluence of Many Disciplines"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-43605-6_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,18]],"date-time":"2024-03-18T01:05:01Z","timestamp":1710723901000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-43605-6_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030436049","9783030436056"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-43605-6_8","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"18 March 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IFIPIoT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP International Internet of Things Conference","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tampa, FL","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 November 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ifipiot2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.ifip-iotconference.org\/2019","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"22","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"50% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"8 invited papers are included.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}