{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:47:32Z","timestamp":1742914052336,"version":"3.40.3"},"publisher-location":"Cham","reference-count":46,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030445331"},{"type":"electronic","value":"9783030445348"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-44534-8_11","type":"book-chapter","created":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T06:03:05Z","timestamp":1585116185000},"page":"136-150","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Accelerating a Classic 3D Video Game on\u00a0Heterogeneous Reconfigurable MPSoCs"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3206-117X","authenticated-orcid":false,"given":"Leonardo","family":"Suriano","sequence":"first","affiliation":[]},{"given":"David","family":"Lima","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5697-0573","authenticated-orcid":false,"given":"Eduardo","family":"de la Torre","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,3,25]]},"reference":[{"issue":"1","key":"11_CR1","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1109\/MM.2013.110","volume":"34","author":"A Agne","year":"2014","unstructured":"Agne, A., et al.: ReconOS: an operating system approach for reconfigurable computing. IEEE Micro 34(1), 60\u201371 (2014)","journal-title":"IEEE Micro"},{"key":"11_CR2","doi-asserted-by":"publisher","unstructured":"Arrestier, F., Desnos, K., Pelcat, M., Heulot, J., Juarez, E., Menard, D.: Delays and states in dataflow models of computation. In: Proceedings of the 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2018, pp. 47\u201354. ACM, New York (2018). https:\/\/doi.org\/10.1145\/3229631.3229645","DOI":"10.1145\/3229631.3229645"},{"key":"11_CR3","doi-asserted-by":"publisher","unstructured":"Baghdadi, A., Zergainoh, N., Cesario, W., Roudier, T., Jerraya, A.A.: Design space exploration for hardware\/software codesign of multiprocessor systems. In: Proceedings 11th International Workshop on Rapid System Prototyping, RSP 2000. Shortening the Path from Specification to Prototype (Cat. No. PR00668), pp. 8\u201313, June 2000. https:\/\/doi.org\/10.1109\/IWRSP.2000.854975","DOI":"10.1109\/IWRSP.2000.854975"},{"issue":"7","key":"11_CR4","doi-asserted-by":"publisher","first-page":"1083","DOI":"10.1109\/TCAD.2010.2049053","volume":"29","author":"G Beltrame","year":"2010","unstructured":"Beltrame, G., Fossati, L., Sciuto, D.: Decision-theoretic design space exploration of multiprocessor platforms. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(7), 1083\u20131095 (2010). https:\/\/doi.org\/10.1109\/TCAD.2010.2049053","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"11_CR5","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1145\/348019.348058","volume":"5","author":"SA Blythe","year":"2000","unstructured":"Blythe, S.A., Walker, R.A.: Efficient optimal design space characterization methodologies. ACM Trans. Des. Autom. Electron. Syst. 5(3), 322\u2013336 (2000). https:\/\/doi.org\/10.1145\/348019.348058","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"11_CR6","doi-asserted-by":"publisher","unstructured":"Bruni, D., Bogliolo, A., Benini, L.: Statistical design space exploration for application-specific unit synthesis. In: Proceedings of the 38th Design Automation Conference (IEEE Cat. No. 01CH37232), pp. 641\u2013646, June 2001. https:\/\/doi.org\/10.1145\/378239.379039","DOI":"10.1145\/378239.379039"},{"key":"11_CR7","doi-asserted-by":"publisher","unstructured":"Caldas-Calle, L., Jara, J., Huerta, M., Gallegos, P.: QoS evaluation of VPN in a Raspberry Pi devices over wireless network. In: 2017 International Caribbean Conference on Devices, Circuits and Systems (ICCDCS), pp. 125\u2013128, June 2017. https:\/\/doi.org\/10.1109\/ICCDCS.2017.7959718","DOI":"10.1109\/ICCDCS.2017.7959718"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Castrillon, J., Leupers, R.: Programming Heterogeneous MPSoCs: Tool Flows to Close the Software Productivity Gap. Technical report, Lehrstuhl f\u00fcr Software f\u00fcr Systeme auf Silizium (2013)","DOI":"10.1007\/978-3-319-00675-8"},{"key":"11_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"487","DOI":"10.1007\/978-3-319-16214-0_45","volume-title":"Applied Reconfigurable Computing","author":"G Charitopoulos","year":"2015","unstructured":"Charitopoulos, G., Koidis, I., Papadimitriou, K., Pnevmatikatos, D.: Hardware task scheduling for partially reconfigurable FPGAs. In: Sano, K., Soudris, D., H\u00fcbner, M., Diniz, P.C. (eds.) ARC 2015. LNCS, vol. 9040, pp. 487\u2013498. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16214-0_45"},{"key":"11_CR10","unstructured":"Open-Source Community: Chocolate doom Wiki-pages (2019). https:\/\/www.chocolate-doom.org\/wiki\/index.php\/Chocolate_Doom"},{"key":"11_CR11","doi-asserted-by":"publisher","unstructured":"Co\u015far, M., Karasartova, S.: A firewall application on SOHO networks with Raspberry Pi and snort. In: 2017 International Conference on Computer Science and Engineering (UBMK), pp. 1000\u20131003, October 2017. https:\/\/doi.org\/10.1109\/UBMK.2017.8093414","DOI":"10.1109\/UBMK.2017.8093414"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Desnos, K., Pelcat, M., Nezan, J.F., Bhattacharyya, S.S., Aridhi, S.: PiMM: parameterized and interfaced dataflow meta-model for MPSoCs runtime reconfiguration. In: 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIII), pp. 41\u201348. IEEE (2013)","DOI":"10.1109\/SAMOS.2013.6621104"},{"key":"11_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1155\/2016\/2478907","volume":"2016","author":"M Eckert","year":"2016","unstructured":"Eckert, M., Meyer, D., Haase, J., Klauer, B.: Operating system concepts for reconfigurable computing: review and survey. Int. J. Reconfigurable Comput. 2016, 1\u201311 (2016)","journal-title":"Int. J. Reconfigurable Comput."},{"issue":"3","key":"11_CR14","doi-asserted-by":"publisher","first-page":"358","DOI":"10.1109\/TEVC.2005.860766","volume":"10","author":"C Erbas","year":"2006","unstructured":"Erbas, C., Cerav-Erbas, S., Pimentel, A.D.: Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design. IEEE Trans. Evol. Comput. 10(3), 358\u2013374 (2006). https:\/\/doi.org\/10.1109\/TEVC.2005.860766","journal-title":"IEEE Trans. Evol. Comput."},{"key":"11_CR15","unstructured":"FANDOM: Doom Wiki (2019). https:\/\/doom.fandom.com\/wiki\/Shareware"},{"issue":"1","key":"11_CR16","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/92.661251","volume":"6","author":"DD Gajski","year":"1998","unstructured":"Gajski, D.D., Vahid, F., Narayan, S.: SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware\/software system design. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 6(1), 84\u2013100 (1998). https:\/\/doi.org\/10.1109\/92.661251","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"11_CR17","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1016\/S0167-9260(04)00032-X","volume":"38","author":"M Gries","year":"2004","unstructured":"Gries, M.: Methods for evaluating and covering the design space during early design development. Integr. VLSI J. 38(2), 131\u2013183 (2004)","journal-title":"Integr. VLSI J."},{"key":"11_CR18","doi-asserted-by":"publisher","unstructured":"Harish Kumar, B.: WSN based automatic irrigation and security system using Raspberry Pi board. In: 2017 International Conference on Current Trends in Computer, Electrical, Electronics and Communication (CTCEEC), pp. 1097\u20131103, September 2017. https:\/\/doi.org\/10.1109\/CTCEEC.2017.8455140","DOI":"10.1109\/CTCEEC.2017.8455140"},{"key":"11_CR19","unstructured":"Intel: Stratix 10 GX\/SX device overview (2018). https:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/stratix-10\/s10-overview.pdf"},{"key":"11_CR20","doi-asserted-by":"crossref","unstructured":"Ismail, A., Shannon, L.: FUSE: front-end user framework for O\/S abstraction of hardware accelerators. In: 2011 IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 170\u2013177. IEEE (2011)","DOI":"10.1109\/FCCM.2011.48"},{"key":"11_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1007\/978-3-642-21292-5_3","volume-title":"Foundations of Computer Software. Modeling, Development, and Verification of Adaptive Systems","author":"E Kang","year":"2011","unstructured":"Kang, E., Jackson, E., Schulte, W.: An approach for effective design space exploration. In: Calinescu, R., Jackson, E. (eds.) Monterey Workshop 2010. LNCS, vol. 6662, pp. 33\u201354. Springer, Heidelberg (2011). https:\/\/doi.org\/10.1007\/978-3-642-21292-5_3"},{"key":"11_CR22","doi-asserted-by":"publisher","unstructured":"Kang, S., Kumar, R.: Magellan: a search and machine learning-based framework for fast multi-core design space exploration and optimization. In: 2008 Design, Automation and Test in Europe, pp. 1432\u20131437, March 2008. https:\/\/doi.org\/10.1109\/DATE.2008.4484875","DOI":"10.1109\/DATE.2008.4484875"},{"key":"11_CR23","doi-asserted-by":"publisher","unstructured":"Kreutz, M., Marcon, C.A., Carro, L., Wagner, F., Susin, A.A.: Design space exploration comparing homogeneous and heterogeneous network-on-chip architectures. In: Proceedings of the 18th Annual Symposium on Integrated Circuits and System Design, SBCCI 2005, pp. 190\u2013195. ACM, New York (2005). https:\/\/doi.org\/10.1145\/1081081.1081130","DOI":"10.1145\/1081081.1081130"},{"issue":"6","key":"11_CR24","doi-asserted-by":"publisher","first-page":"768","DOI":"10.1109\/43.924830","volume":"20","author":"K Lahiri","year":"2001","unstructured":"Lahiri, K., Raghunathan, A., Dey, S.: System-level performance analysis for designing on-chip communication architectures. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 20(6), 768\u2013783 (2001). https:\/\/doi.org\/10.1109\/43.924830","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"11_CR25","doi-asserted-by":"publisher","first-page":"229","DOI":"10.1109\/TSMCB.2009.2025775","volume":"40","author":"J Liu","year":"2010","unstructured":"Liu, J., Zhong, W., Jiao, L.: A multiagent evolutionary algorithm for combinatorial optimization problems. IEEE Trans. Syst. Man Cybern. Part B (Cybernetics) 40, 229\u2013240 (2010)","journal-title":"IEEE Trans. Syst. Man Cybern. Part B (Cybernetics)"},{"key":"11_CR26","doi-asserted-by":"crossref","unstructured":"Madro\u00f1al, D., et al.: Automatic instrumentation of dataflow applications using PAPI. In: Proceedings of the 15th ACM International Conference on Computing Frontiers, pp. 232\u2013235. ACM (2018)","DOI":"10.1145\/3203217.3209886"},{"issue":"1","key":"11_CR27","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/TCYB.2014.2317693","volume":"45","author":"K Nag","year":"2015","unstructured":"Nag, K., Pal, T., Pal, N.R.: ASMiGA: an archive-based steady-state micro genetic algorithm. IEEE Trans. Cybern. 45(1), 40\u201352 (2015). https:\/\/doi.org\/10.1109\/TCYB.2014.2317693","journal-title":"IEEE Trans. Cybern."},{"key":"11_CR28","doi-asserted-by":"publisher","unstructured":"Orsila, H., Salminen, E., H\u00e4m\u00e4l\u00e4inen, T.: Parameterizing simulated annealing for distributing Kahn process networks on multiprocessor SoCs. In: 2009 International Symposium on System-on-Chip, pp. 019\u2013026, November 2009. https:\/\/doi.org\/10.1109\/SOCC.2009.5335683","DOI":"10.1109\/SOCC.2009.5335683"},{"key":"11_CR29","unstructured":"Park, C., Chung, J., Ha, S.: Extended synchronous dataflow for efficient DSP system prototyping. IEEE, June 1999"},{"key":"11_CR30","doi-asserted-by":"crossref","unstructured":"Parthornratt, T., Burapanonte, N., Gunjarueg, W.: People identification and counting system using Raspberry Pi (AU-PICC: Raspberry Pi customer counter). In: 2016 International Conference on Electronics, Information, and Communications (ICEIC), pp. 1\u20135. IEEE (2016)","DOI":"10.1109\/ELINFOCOM.2016.7563020"},{"key":"11_CR31","doi-asserted-by":"crossref","unstructured":"Pelcat, M., et al.: PREESM: a dataflow-based rapid prototyping framework for simplifying multicore DSP programming. In: 2014 6th European Embedded Design in Education and Research Conference (EDERC), pp. 36\u201340. IEEE (2014)","DOI":"10.1109\/EDERC.2014.6924354"},{"issue":"1","key":"11_CR32","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1109\/MDAT.2016.2626445","volume":"34","author":"AD Pimentel","year":"2017","unstructured":"Pimentel, A.D.: Exploring exploration: a tutorial introduction to embedded systems design space exploration. IEEE Des. Test 34(1), 77\u201390 (2017)","journal-title":"IEEE Des. Test"},{"key":"11_CR33","doi-asserted-by":"publisher","first-page":"113","DOI":"10.1016\/j.micpro.2015.08.001","volume":"40","author":"MY Qadri","year":"2016","unstructured":"Qadri, M.Y., Qadri, N.N., McDonald-Maier, K.D.: Fuzzy logic based energy and throughput aware design space exploration for MPSoC. Microprocess. Microsyst. 40, 113\u2013123 (2016)","journal-title":"Microprocess. Microsyst."},{"key":"11_CR34","unstructured":"Sekar, C., et al.: Tutorial T7: designing with Xilinx SDSoC. In: 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), pp. xl\u2013xli. IEEE (2017)"},{"issue":"2","key":"11_CR35","doi-asserted-by":"publisher","first-page":"208","DOI":"10.1109\/TCYB.2013.2252009","volume":"44","author":"G Shani","year":"2014","unstructured":"Shani, G.: Task-based decomposition of factored POMDPs. IEEE Trans. Cybern. 44(2), 208\u2013216 (2014). https:\/\/doi.org\/10.1109\/TCYB.2013.2252009","journal-title":"IEEE Trans. Cybern."},{"key":"11_CR36","doi-asserted-by":"crossref","unstructured":"Singh, A.K., Shafique, M., Kumar, A., Henkel, J.: Mapping on multi\/many-core systems: survey of current and emerging trends. In: 2013 50th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u201310. IEEE (2013)","DOI":"10.1145\/2463209.2488734"},{"key":"11_CR37","doi-asserted-by":"publisher","unstructured":"Sogi, N.R., Chatterjee, P., Nethra, U., Suma, V.: SMARISA: a Raspberry Pi based smart ring for women safety using IoT. In: 2018 International Conference on Inventive Research in Computing Applications (ICIRCA), pp. 451\u2013454, July 2018. https:\/\/doi.org\/10.1109\/ICIRCA.2018.8597424","DOI":"10.1109\/ICIRCA.2018.8597424"},{"key":"11_CR38","doi-asserted-by":"publisher","first-page":"102882","DOI":"10.1016\/j.micpro.2019.102882","volume":"71","author":"L Suriano","year":"2019","unstructured":"Suriano, L., et al.: DAMHSE: programming heterogeneous MPSocS with hardware acceleration using dataflow-based design space exploration and automated rapid prototyping. Microprocess. Microsyst. 71, 102882 (2019)","journal-title":"Microprocess. Microsyst."},{"key":"11_CR39","doi-asserted-by":"crossref","unstructured":"Suriano, L., Madro\u00f1al, D., Rodr\u00edguez, A., Ju\u00e1rez, E., Sanz, C., de la Torre, E.: A unified hardware\/software monitoring method for reconfigurable computing architectures using PAPI. In: 2018 13th International Symposium on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC), pp. 1\u20138. IEEE (2018)","DOI":"10.1109\/ReCoSoC.2018.8449389"},{"key":"11_CR40","doi-asserted-by":"crossref","unstructured":"Suriano, L., Rodriguez, A., Desnos, K., Pelcat, M., de la Torre, E.: Analysis of a heterogeneous multi-core, multi-hw-accelerator-based system designed using PREESM and SDSoC. In: 2017 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1\u20137. IEEE (2017)","DOI":"10.1109\/ReCoSoC.2017.8016151"},{"key":"11_CR41","unstructured":"Theelen, B.D., Geilen, M.C., Basten, T., Voeten, J.P., Gheorghita, S.V., Stuijk, S.: A scenario-aware data flow model for combined long-run average and worst-case performance analysis. In: Fourth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE 2006. Proceedings, pp. 185\u2013194. IEEE (2006)"},{"issue":"12","key":"11_CR42","doi-asserted-by":"publisher","first-page":"2179","DOI":"10.1109\/TVLSI.2012.2231101","volume":"21","author":"Y Wang","year":"2013","unstructured":"Wang, Y., et al.: SPREAD: a streaming-based partially reconfigurable architecture and programming model. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 21(12), 2179\u20132192 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"10","key":"11_CR43","doi-asserted-by":"publisher","first-page":"1701","DOI":"10.1109\/TCAD.2008.923415","volume":"27","author":"W Wolf","year":"2008","unstructured":"Wolf, W., Jerraya, A.A., Martin, G.: Multiprocessor system-on-chip (MPSoC) technology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(10), 1701\u20131713 (2008)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"11_CR44","unstructured":"Xilinx: Vivado design suite user guide - high level synthesis (2018)"},{"key":"11_CR45","unstructured":"Xilinx: Zynq UltraScale+ MPSoC design overview (2018). https:\/\/www.xilinx.com\/support\/documentation-navigation\/design-hubs\/dh0070-zynq-mpsoc-design-overview-hub.html"},{"issue":"6","key":"11_CR46","doi-asserted-by":"publisher","first-page":"649","DOI":"10.1109\/TSMCC.2010.2049261","volume":"40","author":"B Xin","year":"2010","unstructured":"Xin, B., Chen, J., Zhang, J., Dou, L., Peng, Z.: Efficient decision makings for dynamic weapon-target assignment by virtual permutation and Tabu search heuristics. IEEE Trans. Syst. Man Cybern. Part C (Appl. Rev.) 40(6), 649\u2013662 (2010). https:\/\/doi.org\/10.1109\/TSMCC.2010.2049261","journal-title":"IEEE Trans. Syst. Man Cybern. Part C (Appl. Rev.)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-44534-8_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,29]],"date-time":"2023-09-29T02:36:51Z","timestamp":1695955011000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-44534-8_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030445331","9783030445348"],"references-count":46,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-44534-8_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"25 March 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Toledo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 April 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 April 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcoresearch.com\/arc2020\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"40","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11 poster presentations","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}