{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,10]],"date-time":"2025-09-10T21:44:33Z","timestamp":1757540673416,"version":"3.40.3"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030445331"},{"type":"electronic","value":"9783030445348"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-44534-8_14","type":"book-chapter","created":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T06:03:05Z","timestamp":1585116185000},"page":"178-192","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":11,"title":["Resource Efficient Dynamic Voltage and Frequency Scaling on Xilinx FPGAs"],"prefix":"10.1007","author":[{"given":"G\u00f6khan","family":"Akg\u00fcn","sequence":"first","affiliation":[]},{"given":"Lester","family":"Kalms","sequence":"additional","affiliation":[]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,3,25]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Nunez-Yanez, J., Beldachi, A.: Run-time power and performance scaling with CPU-FPGA hybrids. In: 2014 NASA\/ESA Conference on Adaptive Hardware and Systems (AHS), pp. 55\u201360, July 2014","DOI":"10.1109\/AHS.2014.6880158"},{"issue":"2","key":"14_CR2","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(2), 203\u2013215 (2007)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"6","key":"14_CR3","doi-asserted-by":"publisher","first-page":"679","DOI":"10.1109\/TPAMI.1986.4767851","volume":"8","author":"A Canny","year":"1986","unstructured":"Canny, A.: Computational approach to edge detection. IEEE Trans. Pattern Anal. Mach. Intell. 8(6), 679\u2013698 (1986)","journal-title":"IEEE Trans. Pattern Anal. Mach. Intell."},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Cho, H., Sung, M., Jun, B.: Canny text detector: fast and robust scene text localization algorithm. In: 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), pp. 3566\u20133573, June 2016","DOI":"10.1109\/CVPR.2016.388"},{"key":"14_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1007\/978-3-030-17227-5_12","volume-title":"Applied Reconfigurable Computing","author":"L Kalms","year":"2019","unstructured":"Kalms, L., Podlubne, A., G\u00f6hringer, D.: HiFlipVX: an open source high-level synthesis FPGA library for image processing. In: Hochberger, C., Nelson, B., Koch, A., Woods, R., Diniz, P. (eds.) ARC 2019. LNCS, vol. 11444, pp. 149\u2013164. Springer, Cham (2019). \nhttps:\/\/doi.org\/10.1007\/978-3-030-17227-5_12"},{"issue":"5","key":"14_CR6","first-page":"1","volume":"68","author":"J Nunez-Yanez","year":"2018","unstructured":"Nunez-Yanez, J.: Energy proportional neural network inference with adaptive voltage and frequency scaling. IEEE Trans. Comput. 68(5), 1 (2018)","journal-title":"IEEE Trans. Comput."},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Beldachi, A.F., Nunez-Yanez, J.L.: Accurate power control and monitoring in ZYNQ boards. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134, September 2014","DOI":"10.1109\/FPL.2014.6927415"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Podlubne, A., et al.: Low power image processing applications on FPGAs using dynamic voltage scaling and partial reconfiguration. In: 2018 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp. 64\u201369, October 2018","DOI":"10.1109\/DASIP.2018.8596910"},{"key":"14_CR9","unstructured":"Xilinx: ZC702 Board User Guide. UG850, pp. 1\u201378 (2019)"},{"key":"14_CR10","unstructured":"Maxim Integrated: InTune Automatically Compensated Digital PoL Controller with Driver and PMBus Telemetry. MAX15301, pp. 1\u201330 (2013)"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Railis, K., Tsoutsouras, V., Xydis, S., Soudris, D.: Energy profile analysis of Zynq-7000 programmable SoC for embedded medical processing: study on ECG arrhythmia detection. In: 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 275\u2013282, September 2016","DOI":"10.1109\/PATMOS.2016.7833699"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Hosseinabady, M., Nunez-Yanez, J.L.: Run-time power gating in hybrid ARM-FPGA devices. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20136, September 2014","DOI":"10.1109\/FPL.2014.6927503"},{"issue":"1","key":"14_CR13","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1145\/2597457.2597461","volume":"11","author":"S Li","year":"2014","unstructured":"Li, S., Broekaert, F.: Low-power scheduling with DVFS for common RTOS on multicore platforms. SIGBED Rev. 11(1), 32\u201337 (2014)","journal-title":"SIGBED Rev."},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Poggi, T., et al.: A hypervisor architecture for low-power real-time embedded systems. In: 2018 21st Euromicro Conference on Digital System Design (DSD), pp. 252\u2013259, August 2018","DOI":"10.1109\/DSD.2018.00054"},{"issue":"4","key":"14_CR15","doi-asserted-by":"publisher","first-page":"1037","DOI":"10.1109\/TCSVT.2016.2640038","volume":"28","author":"J Lee","year":"2018","unstructured":"Lee, J., Tang, H., Park, J.: Energy efficient canny edge detector for advanced mobile vision applications. IEEE Trans. Circuits Syst. Video Technol. 28(4), 1037\u20131046 (2018)","journal-title":"IEEE Trans. Circuits Syst. Video Technol."},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Maheshwari, B.C., Burns, J., Blott, M., Gambardella, G.: Implementation of a scalable real time canny edge detector on programmable SOC. In: 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA), pp. 1\u20135, November 2017","DOI":"10.1109\/ICECTA.2017.8251977"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Najam, Z., Qadri, M.Y., Najam, S.: Real-time implementation of DVFS enhanced LEON3 MPSoC on FPGA. In: 2016 6th International Conference on Intelligent and Advanced Systems (ICIAS), pp. 1\u20136, August 2016","DOI":"10.1109\/ICIAS.2016.7824035"},{"key":"14_CR18","unstructured":"Texas Instruments: UCD92xx Digital PWM System Controller PMBus Command Reference. SLUU337, pp. 1\u201350 (2018)"},{"key":"14_CR19","unstructured":"Xilinx: Zynq-7000 SoC: DC and AC Switching Characteristics. DS187, pp. 1\u201372 (2018)"},{"key":"14_CR20","unstructured":"Xilinx: ZCU102 Evaluation Board User Guide. UG1182, pp. 1\u2013122 (2019)"},{"key":"14_CR21","unstructured":"Xilinx: Zynq UltraScale+ MPSoC Software Developer Guide. UG1137, pp. 1\u2013611 (2018)"},{"key":"14_CR22","unstructured":"Texas Instruments: Low Voltage 4-Channel I2C and SMBus Multiplexer With Interrupt Logic. PCA9544A, pp. 1\u201334 (2014)"},{"key":"14_CR23","unstructured":"Texas Instruments: INA226 High-Side or Low-Side Measurement, Bi-Directional Current and Power Monitor with I2C Compatible Interface. INA226, pp. 1\u201339 (2015)"},{"key":"14_CR24","unstructured":"Zynq-7000 AP SoC Low Power Techniques Part 3 - Measuring ZC702 Power with a Standalone Application Tech Tip. \nhttps:\/\/xilinx-wiki.atlassian.net\n\n. Accessed 09 March 2020"},{"key":"14_CR25","doi-asserted-by":"crossref","unstructured":"Ali, M., Amini Rad, P., G\u00f6hringer, D.: RISC-V based MPSoC design exploration for FPGAs: area, power and performance. In: Rincn, F. et al. (eds.) ARC 2020. LNCS, vol. 12083, pp. 193\u2013207. Springer, Cham (2020)","DOI":"10.1007\/978-3-030-44534-8_15"},{"key":"14_CR26","unstructured":"Xilinx: Zynq-7000 SoC Technical Reference Manual. UG585, pp. 1\u20131843 (2018)"},{"key":"14_CR27","unstructured":"Xilinx: Zynq Migration Guide. UG1213, pp. 1\u2013156 (2016)"},{"key":"14_CR28","unstructured":"Kase, R.: Efficient scheduling library for FreeRTOS. In: KTH, School of Information and Communication Technology (ICT), pp. 1\u201355 (2016)"},{"key":"14_CR29","unstructured":"Xilinx: Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics. DS925, pp. 1\u2013108 (2019)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-44534-8_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,29]],"date-time":"2020-07-29T16:09:32Z","timestamp":1596038972000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-44534-8_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030445331","9783030445348"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-44534-8_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"25 March 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Toledo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 April 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 April 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcoresearch.com\/arc2020\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"40","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11 poster presentations","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}