{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T14:05:09Z","timestamp":1773842709634,"version":"3.50.1"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030445331","type":"print"},{"value":"9783030445348","type":"electronic"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-44534-8_15","type":"book-chapter","created":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T06:03:05Z","timestamp":1585116185000},"page":"193-207","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["RISC-V Based MPSoC Design Exploration for FPGAs: Area, Power and Performance"],"prefix":"10.1007","author":[{"given":"Muhammad","family":"Ali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedram","family":"Amini Rad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,3,25]]},"reference":[{"key":"15_CR1","doi-asserted-by":"crossref","unstructured":"Dorta, T., Jimenez, J., Mart\u0131n, J.L., Bidarte, U., Astarloa, A.: Overview of FPGA-based multiprocessor systems. In: International Conference on Reconfigurable Computing and FPGAs, pp. 273\u2013278, December 2009","DOI":"10.1109\/ReConFig.2009.15"},{"key":"15_CR2","doi-asserted-by":"crossref","unstructured":"Thomas, D.B., Howes, L., Luk, W.: A comparison of CPUs, GPUs, FPGAs, and massively parallel processor arrays for random number generation. In: Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, FPGA 2009, pp. 63\u201372. ACM, New York (2009)","DOI":"10.1145\/1508128.1508139"},{"key":"15_CR3","unstructured":"Abdelouahab, K., Pelcat, M., Serot, J., Berry, F.: Accelerating CNN inference on FPGAs: a survey. CoRR abs\/1806.01683 (2018). \nhttp:\/\/arxiv.org\/abs\/1806.01683"},{"key":"15_CR4","doi-asserted-by":"publisher","unstructured":"Ma, Y., Cao, Y., Vrudhula, S., Seo, J.: Optimizing the convolution operation to accelerate deep neural networks on FPGA. IEEE Trans. Very Large Scale Integr. VLSI Syst. 26(7), 1354\u20131367 (2018). \nhttps:\/\/doi.org\/10.1109\/TVLSI.2018.2815603","DOI":"10.1109\/TVLSI.2018.2815603"},{"key":"15_CR5","unstructured":"Rastegari, M., Ordonez, V., Redmon, J., Farhadi, A.: XNOR-Net: ImageNet classification using binary convolutional neural networks. CoRR abs\/1603.05279 (2016). \nhttp:\/\/arxiv.org\/abs\/1603.05279"},{"key":"15_CR6","unstructured":"Zhang, W.-T., et al.: Design of heterogeneous MPSoC on FPGA. In: 7th International Conference on ASIC, pp. 102\u2013105, October 2007"},{"key":"15_CR7","unstructured":"Ali, M., Amini Rad, P., G\u00f6hringer, D.: Power_Monitoring_Xilinx_ZCU102, February 2020. \nhttps:\/\/github.com\/TUD-ADS\/Power_Monitoring_Xilinx_ZCU102"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Nurvitadhi, E., Sheffield, D., Jaewoong, S., Mishra, A., Venkatesh, G., Marr, D.: Accelerating binarized neural networks: comparison of FPGA, CPU, GPU, and ASIC. In: International Conference on Field-Programmable Technology (FPT), pp. 77\u201384, December 2016","DOI":"10.1109\/FPT.2016.7929192"},{"key":"15_CR9","unstructured":"Feng, G., Hu, Z., Chen, S., Wu, F.: Energy-efficient and high-throughput FPGA-based accelerator for convolutional neural networks. In: 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp 624\u2013626, October 2016"},{"key":"15_CR10","unstructured":"Theocharides, T., Link, G., Vijaykrishnan, N., Invin, M.J., Srikantam, V.: A generic reconfigurable neural network architecture as a network on chip. In: Proceedings of IEEE International SOC Conference, pp. 191\u2013194, September 2004"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Vainbrand, D., Ginosar, R.: Network-on-chip architectures for neural networks. In: Fourth ACM\/IEEE International Symposium on Networks-on-Chip, pp. 135\u2013144, May 2010","DOI":"10.1109\/NOCS.2010.23"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Thanh Bui, T.T., Phillips, B.: A scalable network-on-chip based neural network implementation on FPGAs. In: IEEE-RIVF International Conference on Computing and Communication Technologies (RIVF), pp. 1\u20136, March 2019","DOI":"10.1109\/RIVF.2019.8713613"},{"issue":"8","key":"15_CR13","doi-asserted-by":"publisher","first-page":"154","DOI":"10.3390\/a12080154","volume":"12","author":"MP Vestias","year":"2019","unstructured":"Vestias, M.P.: A survey of convolutional neural networks on edge with reconfigurable computing. Algorithms 12(8), 154 (2019)","journal-title":"Algorithms"},{"key":"15_CR14","unstructured":"RISC-V. \nhttps:\/\/riscv.org\/\n\n. Accessed 17 Feb 2020"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Kamaleldin, A., Ali, M., Amini Rad, P., Gottschalk, M., G\u00f6hringer, D.: Modular memory system for RISC-V based MPSoCs on Xilinx FPGAs. In: IEEE 13th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), pp. 68\u201373, October 2019","DOI":"10.1109\/MCSoC.2019.00017"},{"key":"15_CR16","doi-asserted-by":"crossref","unstructured":"Davide Schiavone, P., et al.: Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications. In: 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 1\u20138, September 2017","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"15_CR17","doi-asserted-by":"crossref","unstructured":"Elmohr, M.A., et al.: RVNoC: a framework for generating RISC-V NoC-based MPSoC. In: 2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP), pp. 617\u2013621, March 2018","DOI":"10.1109\/PDP2018.2018.00103"},{"key":"15_CR18","doi-asserted-by":"crossref","unstructured":"Khamis, M., El-Ashry, S., Shalaby, A., AbdElsalam, M., El-Kharashi, M.W.: A configurable RISC-V for NoC-based MPSoCs: a framework for hardware emulation. In: 11th International Workshop on Network on Chip Architectures (NoCArc), pp. 1\u20136, October 2018","DOI":"10.1109\/NOCARC.2018.8541158"},{"key":"15_CR19","unstructured":"Garofalo, A., Rusci, M., Conti, F., Rossi, D., Benini, L.: PULP-NN: accelerating quantized neural networks on parallel ultra-low-power RISC-V processors. CoRR abs\/1908.11263 (2019). \nhttp:\/\/arxiv.org\/abs\/1908.11263"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Beldachi, A.F., Nunez-Yanez, J.L.: Accurate power control and monitoring in ZYNQ boards. In: 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134, September 2014","DOI":"10.1109\/FPL.2014.6927415"},{"issue":"5","key":"15_CR21","doi-asserted-by":"publisher","first-page":"676","DOI":"10.1109\/TC.2018.2879333","volume":"68","author":"J Nunez-Yanez","year":"2019","unstructured":"Nunez-Yanez, J.: Energy proportional neural network inference with adaptive voltage and frequency scaling. IEEE Trans. Comput. 68(5), 676\u2013687 (2019)","journal-title":"IEEE Trans. Comput."},{"key":"15_CR22","unstructured":"Maxim Integrated. \nhttps:\/\/www.maximintegrated.com\/en\/products\/power\n\n. Accessed 17 Feb 2020"},{"issue":"11","key":"15_CR23","doi-asserted-by":"publisher","first-page":"2278","DOI":"10.1109\/5.726791","volume":"86","author":"Y Lecun","year":"1998","unstructured":"Lecun, Y., Bottou, L., Bengio, Y., Haffner, P.: Gradient-based learning applied to document recognition. Proc. IEEE 86(11), 2278\u20132324 (1998)","journal-title":"Proc. IEEE"},{"key":"15_CR24","unstructured":"Keras: CIFAR-10 CNN. \nhttps:\/\/keras.io\/examples\/cifar10_cnn\/\n\n. Accessed 17 Feb 2020"},{"key":"15_CR25","unstructured":"Pulp-platform. \nhttps:\/\/github.com\/pulp-platform\/ri5cy_gnu_toolchain\n\n. Accessed 17 Feb 2020"},{"issue":"3","key":"15_CR26","doi-asserted-by":"publisher","first-page":"38","DOI":"10.3390\/computers7030038","volume":"7","author":"J Rettkowski","year":"2018","unstructured":"Rettkowski, J., G\u00f6hringer, D.: ASIR: application-specific instruction-set router for NoC-based MPSoCs. Computers 7(3), 38 (2018)","journal-title":"Computers"},{"issue":"11","key":"15_CR27","doi-asserted-by":"publisher","first-page":"5784","DOI":"10.1109\/TNNLS.2018.2808319","volume":"29","author":"P Gysel","year":"2018","unstructured":"Gysel, P., Pimentel, J., Motamedi, M., Ghiasi, S.: Ristretto: a framework for empirical study of resource-efficient inference in convolutional neural networks. IEEE Trans. Neural Netw. Learn. Syst. 29(11), 5784\u20135789 (2018)","journal-title":"IEEE Trans. Neural Netw. Learn. Syst."},{"key":"15_CR28","unstructured":"Open MPI: Open MPI: Open Source High Performance Computing. \nhttps:\/\/www.open-mpi.org\/\n\n. Accessed 17 Feb 2020"},{"key":"15_CR29","unstructured":"Xilinx: ZCU102 Evaluation Board User Guide. \nhttps:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/zcu102\/ug1182-zcu102-eval-bd.pdf\n\n. Accessed 17 Feb 2020"},{"key":"15_CR30","unstructured":"Xilinx: Zynq UltraScale+\u2009MPSoC Software Developer Guide. \nhttps:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug1137-zynq-ultrascale-mpsoc-swdev.pdf\n\n. Accessed 17 Feb 2020"},{"key":"15_CR31","unstructured":"Texas Instruments: PCA9544A Low Voltage 4-Channel I2C and SMBus Multiplexer With Interrupt Logic. \nhttp:\/\/www.ti.com\/lit\/ds\/symlink\/pca9544a.pdf\n\n. Accessed 17 Feb 2020"},{"key":"15_CR32","unstructured":"Texas Instruments: INA226 high-side or low-side measurement, bidirectional current and power monitor with I2C compatible interface. \nhttp:\/\/www.ti.com\/lit\/ds\/symlink\/ina226.pdf\n\n. Accessed 17 Feb 2020"},{"key":"15_CR33","unstructured":"Maxim Integrated: InTune automatically compensated digital pol controller with driver and pmbus telemetry. \nhttps:\/\/datasheets.maximintegrated.com\/en\/ds\/MAX15301.pdf\n\n. Accessed 17 Feb 2020"},{"key":"15_CR34","unstructured":"Xilinx: MicroBlaze Soft Processor Core. \nhttps:\/\/www.xilinx.com\/products\/design-tools\/microblaze.html\n\n. Accessed 17 Feb 2020"},{"key":"15_CR35","unstructured":"Feng, G., Hu, Z., Chen, S., Wu, F.: Energy-efficient and high-throughput FPGA-based accelerator for convolutional neural networks. In: 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 624\u2013626, October 2016"},{"key":"15_CR36","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-030-29611-7_1","volume-title":"Advanced Parallel Processing Technologies","author":"W Lou","year":"2019","unstructured":"Lou, W., Wang, C., Gong, L., Zhou, X.: RV-CNN: flexible and efficient instruction set for CNNs based on RISC-V processors. In: Yew, P.-C., Stenstr\u00f6m, P., Wu, J., Gong, X., Li, T. (eds.) APPT 2019. LNCS, vol. 11719, pp. 3\u201314. Springer, Cham (2019). \nhttps:\/\/doi.org\/10.1007\/978-3-030-29611-7_1"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-44534-8_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,29]],"date-time":"2020-07-29T16:09:13Z","timestamp":1596038953000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-44534-8_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030445331","9783030445348"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-44534-8_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"25 March 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Toledo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 April 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 April 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcoresearch.com\/arc2020\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"40","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11 poster presentations","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}