{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T17:59:09Z","timestamp":1743098349783,"version":"3.40.3"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030445331"},{"type":"electronic","value":"9783030445348"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-44534-8_21","type":"book-chapter","created":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T06:03:05Z","timestamp":1585116185000},"page":"271-287","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A CGRA Definition Framework for\u00a0Dataflow Applications"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7538-5043","authenticated-orcid":false,"given":"George","family":"Charitopoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3533-2761","authenticated-orcid":false,"given":"Dionisios N.","family":"Pnevmatikatos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,3,25]]},"reference":[{"issue":"3","key":"21_CR1","doi-asserted-by":"publisher","first-page":"288","DOI":"10.1109\/TVLSI.2004.824300","volume":"12","author":"E Ahmed","year":"2004","unstructured":"Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(3), 288\u2013298 (2004)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"2","key":"21_CR2","doi-asserted-by":"publisher","first-page":"11:1","DOI":"10.1145\/1596543.1596545","volume":"9","author":"M Alle","year":"2009","unstructured":"Alle, M., et al.: REDEFINE: runtime reconfigurable polymorphic ASIC. ACM Trans. Embed. Comput. Syst. 9(2), 11:1\u201311:48 (2009)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"6","key":"21_CR3","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/TVLSI.2010.2044667","volume":"19","author":"G Ansaloni","year":"2011","unstructured":"Ansaloni, G., Bonzini, P., Pozzi, L.: EGRA: a coarse grained reconfigurable architectural template. IEEE Trans. Very Large Scale Integr. Syst. 19(6), 1062\u20131074 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Chang, J., et al.: 12.1 A 7nm 256 Mb SRAM in high-k metal-gate FinFET technology with write-assist circuitry for low-VMIN applications. In: 2017 IEEE International Solid-State Circuits Conference (ISSCC), pp. 206\u2013207, February 2017","DOI":"10.1109\/ISSCC.2017.7870333"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Charitopoulos, G., Pnevmatikatos, D.N.: DARSA: a dataflow analysis tool for reconfigurable platforms. In: 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2018, pp. 65\u201372 (2018)","DOI":"10.1145\/3229631.3229644"},{"key":"21_CR6","unstructured":"Clark, N., Zhong, H., Mahlke, S.: Processor acceleration through automated instruction set customization. In: Proceedings of 36th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-36, pp. 129\u2013140 (2003)"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Coole, J., Stitt, G.: Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing. In: 2010 IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis (CODES+ISSS), pp. 13\u201322, October 2010","DOI":"10.1145\/1878961.1878966"},{"key":"21_CR8","unstructured":"Dally, B.: Challenges for future computing systems. Presentation in HiPEAC Conference (2015)"},{"key":"21_CR9","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1007\/978-3-319-91734-4_12","volume-title":"Handbook of Signal Processing Systems","author":"B De Sutter","year":"2019","unstructured":"De Sutter, B., Raghavan, P., Lambrechts, A.: Coarse-grained reconfigurable array architectures. In: Bhattacharyya, S.S., Deprettere, E.F., Leupers, R., Takala, J. (eds.) Handbook of Signal Processing Systems, pp. 427\u2013472. Springer, Cham (2019). \nhttps:\/\/doi.org\/10.1007\/978-3-319-91734-4_12"},{"issue":"7","key":"21_CR10","doi-asserted-by":"publisher","first-page":"517","DOI":"10.14778\/2732286.2732289","volume":"7","author":"M Elseidy","year":"2014","unstructured":"Elseidy, M., Abdelhamid, E., Skiadopoulos, S., Kalnis, P.: GRAMI: frequent subgraph and pattern mining in a single large graph. Proc. VLDB Endow. 7(7), 517\u2013528 (2014)","journal-title":"Proc. VLDB Endow."},{"issue":"5","key":"21_CR11","doi-asserted-by":"publisher","first-page":"38","DOI":"10.1109\/MM.2012.51","volume":"32","author":"V Govindaraju","year":"2012","unstructured":"Govindaraju, V., et al.: DySER: unifying functionality and parallelism specialization for energy-efficient computing. IEEE Micro 32(5), 38\u201351 (2012)","journal-title":"IEEE Micro"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Govindaraju, V., Ho, C., Sankaralingam, K.: Dynamically specialized datapaths for energy efficient computing. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture, pp. 503\u2013514, February 2011","DOI":"10.1109\/HPCA.2011.5749755"},{"key":"21_CR13","doi-asserted-by":"crossref","unstructured":"Hartenstein, R.: Coarse grain reconfigurable architecture (embedded tutorial). In: Proceedings of the 2001 Asia and South Pacific Design Automation Conference, DAC 2001, pp. 564\u2013570. ACM (2001)","DOI":"10.1145\/370155.370535"},{"issue":"2","key":"21_CR14","doi-asserted-by":"publisher","first-page":"359","DOI":"10.3150\/bj\/1116340299","volume":"11","author":"T Hayashi","year":"2005","unstructured":"Hayashi, T., Yoshida, N.: On covariance estimation of non-synchronously observed diffusion processes. Bernoulli 11(2), 359\u2013379 (2005)","journal-title":"Bernoulli"},{"key":"21_CR15","unstructured":"Hu, W.H., Lee, S.E., Bagherzadeh, N.: DMesh: a diagonally-linked mesh network-on-chip architecture. In: Network on Chip Architectures, p. 14 (2008)"},{"key":"21_CR16","doi-asserted-by":"crossref","unstructured":"Iordanou, K., Nikolakaki, S.M., Malakonakis, P., Dollas, A.: A performance evaluation of multi-FPGA architectures for computations of information transfer. In: 18th International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, SAMOS 2018, pp. 1\u20139 (2018)","DOI":"10.1145\/3229631.3229635"},{"key":"21_CR17","doi-asserted-by":"crossref","unstructured":"Jain, A.K., Fahmy, S.A., Maskell, D.L.: Efficient overlay architecture based on DSP blocks. In: 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 25\u201328, May 2015","DOI":"10.1109\/FCCM.2015.15"},{"key":"21_CR18","doi-asserted-by":"crossref","unstructured":"Jain, A.K., Li, X., Singhai, P., Maskell, D.L., Fahmy, S.A.: DeCO: a DSP block based FPGA accelerator overlay with low overhead interconnect. In: 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 1\u20138, May 2016","DOI":"10.1109\/FCCM.2016.10"},{"key":"21_CR19","doi-asserted-by":"crossref","unstructured":"Jain, A.K., Maskell, D.L., Fahmy, S.A.: Are coarse-grained overlays ready for general purpose application acceleration on FPGAs? In: 2016 IEEE 14th International Conference on Dependable, Autonomic and Secure Computing, 14th International Conference on Pervasive Intelligence and Computing, (DASC\/PiCom\/DataCom\/CyberSciTech), pp. 586\u2013593, August 2016","DOI":"10.1109\/DASC-PICom-DataCom-CyberSciTec.2016.110"},{"issue":"5","key":"21_CR20","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2011.89","volume":"31","author":"SW Keckler","year":"2011","unstructured":"Keckler, S.W., Dally, W.J., Khailany, B., Garland, M., Glasco, D.: GPUs and the future of parallel computing. IEEE Micro 31(5), 7\u201317 (2011)","journal-title":"IEEE Micro"},{"key":"21_CR21","doi-asserted-by":"crossref","unstructured":"Madhu, K.T., Das, S., Nalesh, S., Nandy, S.K., Narayan, R.: Compiling HPC kernels for the redefine CGRA. In: IEEE 17th International Conference on High Performance Computing and Communications, and 12th International Conference on Embedded Software and Systems, pp. 405\u2013410, August 2015","DOI":"10.1109\/HPCC-CSS-ICESS.2015.139"},{"key":"21_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1007\/978-3-319-05960-0_29","volume-title":"Reconfigurable Computing: Architectures, Tools, and Applications","author":"A Niedermeier","year":"2014","unstructured":"Niedermeier, A., Kuper, J., Smit, G.J.M.: A dataflow inspired programming paradigm for coarse-grained reconfigurable arrays. In: Goehringer, D., Santambrogio, M.D., Cardoso, J.M.P., Bertels, K. (eds.) ARC 2014. LNCS, vol. 8405, pp. 275\u2013282. Springer, Cham (2014). \nhttps:\/\/doi.org\/10.1007\/978-3-319-05960-0_29"},{"issue":"4","key":"21_CR23","doi-asserted-by":"publisher","first-page":"98","DOI":"10.1109\/MCSE.2012.78","volume":"14","author":"O Pell","year":"2012","unstructured":"Pell, O., Averbukh, V.: Maximum performance computing with dataflow engines. Comput. Sci. Eng. 14(4), 98\u2013103 (2012)","journal-title":"Comput. Sci. Eng."},{"issue":"1","key":"21_CR24","doi-asserted-by":"publisher","first-page":"049236","DOI":"10.1186\/1687-3963-2007-049236","volume":"2007","author":"M Sen","year":"2007","unstructured":"Sen, M., et al.: Dataflow-based mapping of computer vision algorithms onto FPGAs. EURASIP J. Embedded Syst. 2007(1), 049236 (2007)","journal-title":"EURASIP J. Embedded Syst."},{"key":"21_CR25","unstructured":"Standaert, T., et al.: BEOL process integration for the 7 nm technology node. In: 2016 IEEE International Interconnect Technology Conference\/Advanced Metallization Conference (IITC\/AMC), pp. 2\u20134, May 2016"},{"issue":"5","key":"21_CR26","doi-asserted-by":"publisher","first-page":"681","DOI":"10.1109\/TCAD.2012.2235127","volume":"32","author":"M Stojilovi\u0107","year":"2013","unstructured":"Stojilovi\u0107, M., Novo, D., Saranovac, L., Brisk, P., Ienne, P.: Selective flexibility: creating domain-specific reconfigurable arrays. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(5), 681\u2013694 (2013)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"21_CR27","unstructured":"Xilinx: 7 Series FPGAs Data Sheet: Overview, rev. 2.6, February 2018"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-44534-8_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,29]],"date-time":"2020-07-29T16:09:54Z","timestamp":1596038994000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-44534-8_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030445331","9783030445348"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-44534-8_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"25 March 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Toledo","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 April 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 April 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcoresearch.com\/arc2020\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"40","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11 poster presentations","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}