{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T20:08:18Z","timestamp":1773691698857,"version":"3.50.1"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030474867","type":"print"},{"value":"9783030474874","type":"electronic"}],"license":[{"start":{"date-parts":[[2020,7,31]],"date-time":"2020-07-31T00:00:00Z","timestamp":1596153600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,7,31]],"date-time":"2020-07-31T00:00:00Z","timestamp":1596153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-47487-4_7","type":"book-chapter","created":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T09:59:47Z","timestamp":1596103187000},"page":"97-105","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Pushing the Limits of Parallel Discrete Event Simulation for SystemC"],"prefix":"10.1007","author":[{"given":"Rainer","family":"D\u00f6mer","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongqi","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Mendoza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emad","family":"Arasteh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,7,31]]},"reference":[{"key":"7_CR1","unstructured":"Accellera Systems Initiative, Core SystemC Language and Examples. \nhttp:\/\/accellera.org\/downloads\/standards\/systemc"},{"key":"7_CR2","unstructured":"Center for Embedded and Cyber-physical Systems, Recoding Infrastructure for SystemC (RISC). \nhttp:\/\/www.cecs.uci.edu\/~doemer\/risc.html"},{"key":"7_CR3","unstructured":"Center for Embedded and Cyber-physical Systems, RISC Docker Container. \nhttps:\/\/hub.docker.com\/r\/ucirvinelecs\/risc050\/"},{"key":"7_CR4","unstructured":"Center for Embedded and Cyber-physical Systems, RISC Release version 0.5.0. \nhttp:\/\/www.cecs.uci.edu\/~doemer\/risc.html#RISC050"},{"issue":"3","key":"7_CR5","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MDT.2011.43","volume":"28","author":"W Chen","year":"2011","unstructured":"W. Chen, X. Han, R. D\u00f6mer, Multi-core simulation of transaction level models using the system-on-chip environment. IEEE Des. Test Comput. 28(3), 20\u201331 (2011)","journal-title":"IEEE Des. Test Comput."},{"issue":"12","key":"7_CR6","doi-asserted-by":"publisher","first-page":"1859","DOI":"10.1109\/TCAD.2014.2356469","volume":"33","author":"W Chen","year":"2014","unstructured":"W. Chen, X. Han, C.W. Chang, G. Liu, R. D\u00f6mer, Out-of-order parallel discrete event simulation for transaction level models. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(12), 1859\u20131872 (2014). \nhttps:\/\/doi.org\/10.1109\/TCAD.2014.2356469","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"7_CR7","doi-asserted-by":"publisher","first-page":"81","DOI":"10.1109\/LES.2016.2617284","volume":"8","author":"R D\u00f6mer","year":"2016","unstructured":"R. D\u00f6mer, Seven obstacles in the way of standard-compliant parallel SystemC simulation. IEEE Embed. Syst. Lett. 8(4), 81\u201384 (2016). \nhttps:\/\/doi.org\/10.1109\/LES.2016.2617284","journal-title":"IEEE Embed. Syst. Lett."},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"R. D\u00f6mer, G. Liu, T. Schmidt, Parallel simulation, in Handbook of Hardware\/Software Codesign ed. by S. Ha, J. Teich (Springer, Dordrecht, 2017), pp. 1\u201332","DOI":"10.1007\/978-94-017-7358-4_19-1"},{"key":"7_CR9","unstructured":"R. D\u00f6mer, Z. Cheng, D. Mendoza, A. Dingankar, RISC: recoding infrastructure for SystemC, open source framework for parallel simulation, in Workshop on Open-Source EDA Technology (WOSET) at ICCAD (2018)"},{"key":"7_CR10","unstructured":"Evaluate Collaboratory, Artifact Evaluation. \nhttp:\/\/evaluate.inf.usi.ch\/artifacts"},{"key":"7_CR11","unstructured":"P. Ezudheen, P. Chandran, J. Chandra, B.P. Simon, D. Ravi, Parallelizing SystemC kernel for fast hardware simulation on SMP machines, in PADS \u201909: Proceedings of the 2009 ACM\/IEEE\/SCS 23rd Workshop on Principles of Advanced and Distributed Simulation (2009), pp. 80\u201387"},{"issue":"10","key":"7_CR12","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1145\/84537.84545","volume":"33","author":"R Fujimoto","year":"1990","unstructured":"R. Fujimoto, Parallel discrete event simulation. Commun. ACM 33(10), 30\u201353 (1990)","journal-title":"Commun. ACM"},{"key":"7_CR13","volume-title":"IEEE Standard 1666\u20132011 for Standard SystemC Language Reference Manual","author":"IEEE Computer Society","year":"2011","unstructured":"IEEE Computer Society, IEEE Standard 1666-2011 for Standard SystemC Language Reference Manual (IEEE, New York, 2011)"},{"key":"7_CR14","unstructured":"S. Krishnamurthi, Artifact Evaluation Process. \nhttp:\/\/www.artifact-eval.org\/"},{"issue":"3","key":"7_CR15","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1145\/2658987","volume":"58","author":"S Krishnamurthi","year":"2015","unstructured":"S. Krishnamurthi, J. Vitek, The real software crisis: repeatability as a core value. Commun. ACM 58(3), 34\u201336 (2015). \nhttps:\/\/doi.org\/10.1145\/2658987","journal-title":"Commun. ACM"},{"key":"7_CR16","unstructured":"G. Liu, T. Schmidt, Z. Cheng, D. Mendoza, R. D\u00f6mer, RISC compiler and simulator, release V0.5.0: out-of-order parallel simulatable SystemC subset. Technical Report, CECS-TR-18-03, Center for Embedded and Cyber-physical Systems, University of California, Irvine (2018)"},{"key":"7_CR17","unstructured":"D. Mendoza, R. D\u00f6mer, A tool for visualization of SystemC models. Technical Report, CECS-TR-17-06, Center for Embedded and Cyber-physical Systems, University of California, Irvine (2017)"},{"issue":"2\/3","key":"7_CR18","doi-asserted-by":"publisher","first-page":"215","DOI":"10.1142\/S0129626400000214","volume":"10","author":"DJ Quinlan","year":"2000","unstructured":"D.J. Quinlan, ROSE: compiler support for object-oriented frameworks. Parallel Process. Lett. 10(2\/3), 215\u2013226 (2000)","journal-title":"Parallel Process. Lett."},{"key":"7_CR19","doi-asserted-by":"crossref","unstructured":"C. Roth, S. Reder, H. Bucher, O. Sander, J. Becker, Adaptive algorithm and tool flow for accelerating SystemC on many-core architectures, in Digital System Design (DSD), 17th Euromicro Conference (2014)","DOI":"10.1109\/DSD.2014.62"},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"T. Schmidt, G. Liu, R. D\u00f6mer, Exploiting thread and data level parallelism for ultimate parallel SystemC simulation, in Proceedings of the Design Automation Conference (DAC) (2017)","DOI":"10.1145\/3061639.3062243"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"R. Sinha, A. Prakash, H.D. Patel, Parallel simulation of mixed-abstraction SystemC models on GPUs and multicore CPUs, in Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC) (2012)","DOI":"10.1109\/ASPDAC.2012.6164991"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"N. Ventroux, T. Sassolas, A new parallel SystemC kernel leveraging manycore architectures, in Proceedings of the Design, Automation and Test in Europe (DATE) Conference (2016)","DOI":"10.3850\/9783981537079_0325"},{"key":"7_CR23","unstructured":"J.H. Weinstock, R. Leupers, G. Ascheid, D. Petras, A. Hoffmann, SystemC-link: parallel SystemC simulation using time-decoupled segments, in Proceedings of the Design, Automation and Test in Europe (DATE) Conference (2016)"},{"key":"7_CR24","unstructured":"D. Yun, J. Kim, S. Kim, S. Ha, Simulation environment configuration for parallel simulation of multicore embedded systems, in Proceedings of the Design Automation Conference (DAC) (2011), pp. 345\u2013350"}],"container-title":["A Journey of Embedded and Cyber-Physical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-47487-4_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T10:19:31Z","timestamp":1596104371000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-47487-4_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,31]]},"ISBN":["9783030474867","9783030474874"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-47487-4_7","relation":{},"subject":[],"published":{"date-parts":[[2020,7,31]]},"assertion":[{"value":"31 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}