{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T20:11:55Z","timestamp":1742933515070,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030474867"},{"type":"electronic","value":"9783030474874"}],"license":[{"start":{"date-parts":[[2020,7,31]],"date-time":"2020-07-31T00:00:00Z","timestamp":1596153600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,7,31]],"date-time":"2020-07-31T00:00:00Z","timestamp":1596153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-47487-4_8","type":"book-chapter","created":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T09:59:47Z","timestamp":1596103187000},"page":"107-123","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Impact of Negative Capacitance Field-Effect Transistor (NCFET) on Many-Core Systems"],"prefix":"10.1007","author":[{"given":"Hussam","family":"Amrouch","sequence":"first","affiliation":[]},{"given":"Martin","family":"Rapp","sequence":"additional","affiliation":[]},{"given":"Sami","family":"Salamin","sequence":"additional","affiliation":[]},{"given":"J\u00f6rg","family":"Henkel","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,7,31]]},"reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"52754","DOI":"10.1109\/ACCESS.2018.2870916","volume":"6","author":"H Amrouch","year":"2018","unstructured":"H. Amrouch, G. Pahwa, A.D. Gaidhane, J. Henkel, Y.S. Chauhan, Negative capacitance transistor to address the fundamental limitations in technology scaling: processor performance. IEEE Access 6, 52754\u201352765 (2018)","journal-title":"IEEE Access"},{"issue":"7","key":"8_CR2","doi-asserted-by":"publisher","first-page":"3215","DOI":"10.1109\/TED.2019.2916494","volume":"66","author":"H Amrouch","year":"2019","unstructured":"H. Amrouch, S. Salamin, G. Pahwa, A.D. Gaidhane, J. Henkel, Y.S. Chauhan, Unveiling the impact of IR-drop on performance gain in NCFET-based processors. IEEE Trans. Electron Devices 66(7), 3215\u20133223 (2019). \nhttps:\/\/doi.org\/10.1109\/TED.2019.2916494","journal-title":"IEEE Trans. Electron Devices"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"J. Balkind, M. McKeown, Y. Fu, T. Nguyen, Y. Zhou, A. Lavrov, M. Shahrad, A. Fuchs, S. Payne, X. Liang, M. Matl, D. Wentzlaff, OpenPiton: an open source Manycore research framework, in Architectural Support for Programming Languages and Operating Systems (ASPLOS) (2016), pp. 217\u2013232. \nhttps:\/\/doi.org\/10.1145\/2872362.2872414","DOI":"10.1145\/2872362.2872414"},{"key":"8_CR4","unstructured":"C. Bienia, S. Kumar, J.P. Singh, K. Li, The PARSEC benchmark suite: characterization and architectural implications, in Parallel Architectures and Compilation Techniques (PACT) (2008), pp. 72\u201381"},{"key":"8_CR5","unstructured":"BSIM-CMG Model. \nhttp:\/\/bsim.berkeley.edu\/models\/bsimcmg"},{"key":"8_CR6","first-page":"52","volume-title":"Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, in High Performance Computing, Networking, Storage and Analysis (SC)","author":"TE Carlson","year":"2011","unstructured":"T.E. Carlson, W. Heirman, L. Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, in High Performance Computing, Networking, Storage and Analysis (SC) (ACM, New York, 2011), p. 52"},{"issue":"5","key":"8_CR7","doi-asserted-by":"publisher","first-page":"256","DOI":"10.1109\/JSSC.1974.1050511","volume":"9","author":"RH Dennard","year":"1974","unstructured":"R.H. Dennard, F.H. Gaensslen, V.L. Rideout, E. Bassous, A.R. LeBlanc, Design of ion-implanted MOSFET\u2019s with very small physical dimensions. IEEE J. Solid State Circuits 9(5), 256\u2013268 (1974)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"8_CR8","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1016\/S0375-9601(02)01365-8","volume":"305","author":"LB Kish","year":"2002","unstructured":"L.B. Kish, End of Moore\u2019s law: thermal (noise) death of integration in micro and nano electronics. Phys. Lett. A 305(3), 144\u2013149 (2002)","journal-title":"Phys. Lett. A"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Z. Krivokapic, U. Rana1, R. Galatage, A. Razavieh, A. Aziz, J. Liu, J. Shi, H. Kim, R. Sporer, C. Serrao, A. Busquet, P. Polakowski, J. M\u00fcller, W. Kleemeier, A. Jacob1, D. Brown, A. Knorr, R. Carter, S. Banna, 14 nm ferroelectric FinFET technology with steep subthreshold slope for ultra low power applications, in IEEE International Electron Devices Meeting (IEDM) (2017), pp. 15.1.1\u201315.1.4","DOI":"10.1109\/IEDM.2017.8268393"},{"issue":"2","key":"8_CR10","doi-asserted-by":"publisher","first-page":"300","DOI":"10.1109\/LED.2017.2787063","volume":"39","author":"D Kwon","year":"2018","unstructured":"D. Kwon, K. Chatterjee, A.J. Tan, A.K. Yadav, H. Zhou, A.B. Sachid, R.D. Reis, C. Hu, S. Salahuddin, Improved subthreshold swing and short channel effect in FDSOI n-channel negative capacitance field effect transistors. IEEE Electron Device Lett. 39(2), 300\u2013303 (2018). \nhttps:\/\/doi.org\/10.1109\/LED.2017.2787063","journal-title":"IEEE Electron Device Lett."},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"S. Li, J.H. Ahn, R.D. Strong, J.B. Brockman, D.M.Tullsen, N.P. Jouppi, The McPAT framework for multicore and manycore architectures: simultaneously modeling power, area, and timing. Trans Archit. Code Optim. (TACO) 10(1), 5 (2013)","DOI":"10.1145\/2445572.2445577"},{"issue":"8","key":"8_CR12","doi-asserted-by":"publisher","first-page":"4318","DOI":"10.1021\/nl302049k","volume":"12","author":"J M\u00fcller","year":"2012","unstructured":"J. M\u00fcller, T.S. Boscke, U. Schr\u00f6der, S. Mueller, D. Br\u00e4uhaus, U. B\u00f6ttger, L. Frey, T. Mikolajick, Ferroelectricity in simple binary ZrO2 and HfO2. Nano Lett. 12(8), 4318\u20134323 (2012). \nhttps:\/\/doi.org\/10.1021\/nl302049k","journal-title":"Nano Lett."},{"key":"8_CR13","unstructured":"G. Pahwa, T. Dutta, A. Agarwal, Y.S. Chauhan, Designing energy efficient and hysteresis free negative capacitance FinFET with negative DIBL and 3.5 XI ON using compact modeling approach, in European Solid-State Circuits Conference (ESSCIRC) (2016), pp. 49\u201354"},{"issue":"12","key":"8_CR14","doi-asserted-by":"publisher","first-page":"4986","DOI":"10.1109\/TED.2016.2614436","volume":"63","author":"G Pahwa","year":"2016","unstructured":"G. Pahwa, T. Dutta, A. Agarwal, S. Khandelwal, S. Salahuddin, C. Hu, Y.S. Chauhan, Analysis and compact modeling of negative capacitance transistor with high ON-current and negative output differential resistance\u2014Part II: model validation. IEEE Trans. Electron Devices 63(12), 4986\u20134992 (2016)","journal-title":"IEEE Trans. Electron Devices"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"M. Rapp, S. Salamin, H. Amrouch, G. Pahwa, Y. S. Chauhan, J. Henkel: Performance, power and cooling trade-offs with NCFET-based many-cores, in Design Automation Conference (DAC) (2019)","DOI":"10.1145\/3316781.3317880"},{"issue":"2","key":"8_CR16","doi-asserted-by":"publisher","first-page":"405","DOI":"10.1021\/nl071804g","volume":"8","author":"S Salahuddin","year":"2008","unstructured":"S. Salahuddin, S. Datta, Use of negative capacitance to provide voltage amplification for low power nanoscale devices. Nano Lett. 8(2), 405\u2013410 (2008). \nhttps:\/\/doi.org\/10.1021\/nl071804g","journal-title":"Nano Lett."},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"S. Salamin, M. Rapp, H. Amrouch, G. Pahwa, Y. S. Chauhan, J. Henkel, NCFET-Aware voltage scaling, in The International Symposium on Low Power Electronics and Design (ISLPED) (2019)","DOI":"10.1109\/ISLPED.2019.8824802"},{"issue":"7","key":"8_CR18","doi-asserted-by":"publisher","first-page":"1652","DOI":"10.1109\/TVLSI.2019.2899890","volume":"27","author":"S Salamin","year":"2019","unstructured":"S. Salamin, V.M. van Santen, H. Amrouch, N. Parihar, S. Mahapatra, J. Henkel, Modeling the interdependences between voltage fluctuation and BTI aging. IEEE Trans. Very Large Scale Integr. VLSI Syst. 27(7), 1652\u20131665 (2019)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"S.K. Samal, S. Khandelwal, A.I. Khan, S. Salahuddin, C. Hu, S.K. Lim, Full chip power benefits with negative capacitance FETs, in International Symposium Low Power Electronics and Design (ISLPED) (2017)","DOI":"10.1109\/ISLPED.2017.8009170"},{"issue":"7","key":"8_CR20","doi-asserted-by":"publisher","first-page":"2671","DOI":"10.1109\/TCSI.2019.2898006","volume":"66","author":"VM van Santen","year":"2019","unstructured":"V.M. van Santen, H. Amrouch, J. Henkel, Modeling and mitigating time-dependent variability from the physical level to the circuit level. IEEE Trans. Circuits Syst. I Regul. Pap. 66(7), 2671\u20132684 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"2","key":"8_CR21","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1038\/nnano.2008.18","volume":"3","author":"VV Zhirnov","year":"2008","unstructured":"V.V. Zhirnov, R.K. Cavin, Nanoelectronics: negative capacitance to the rescue? Nat. Nanotechnol. 3(2), 77\u201378 (2008)","journal-title":"Nat. Nanotechnol."}],"container-title":["A Journey of Embedded and Cyber-Physical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-47487-4_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T10:19:21Z","timestamp":1596104361000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-47487-4_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,31]]},"ISBN":["9783030474867","9783030474874"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-47487-4_8","relation":{},"subject":[],"published":{"date-parts":[[2020,7,31]]},"assertion":[{"value":"31 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}