{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,9]],"date-time":"2025-05-09T04:48:52Z","timestamp":1746766132571,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030474867"},{"type":"electronic","value":"9783030474874"}],"license":[{"start":{"date-parts":[[2020,7,31]],"date-time":"2020-07-31T00:00:00Z","timestamp":1596153600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,7,31]],"date-time":"2020-07-31T00:00:00Z","timestamp":1596153600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-47487-4_9","type":"book-chapter","created":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T09:59:47Z","timestamp":1596103187000},"page":"125-149","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["Run-Time Enforcement of Non-functional Program Properties on MPSoCs"],"prefix":"10.1007","author":[{"given":"J\u00fcrgen","family":"Teich","sequence":"first","affiliation":[]},{"given":"Pouya","family":"Mahmoody","sequence":"additional","affiliation":[]},{"given":"Behnaz","family":"Pourmohseni","sequence":"additional","affiliation":[]},{"given":"Sascha","family":"Roloff","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Schr\u00f6der-Preikschat","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Wildermann","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,7,31]]},"reference":[{"key":"9_CR1","first-page":"25","volume-title":"Composability and predictability for independent application development, verification, and execution, in Multiprocessor System-on-Chip","author":"B Akesson","year":"2011","unstructured":"B. Akesson, et al., Composability and predictability for independent application development, verification, and execution, in Multiprocessor System-on-Chip (Springer, Berlin, 2011), pp. 25\u201356"},{"key":"9_CR2","first-page":"129","volume-title":"A generic and compositional framework for multicore response time analysis, in Proceeding of RTNS","author":"S Altmeyer","year":"2015","unstructured":"S. Altmeyer, et al., A generic and compositional framework for multicore response time analysis, in Proceeding of RTNS (ACM, New York, 2015), pp. 129\u2013138"},{"key":"9_CR3","first-page":"1385","volume-title":"A runtime resource management policy for OpenCL workloads on heterogeneous multicores, in Proceeding of DATE","author":"D Angioletti","year":"2019","unstructured":"D. Angioletti, et al., A runtime resource management policy for OpenCL workloads on heterogeneous multicores, in Proceeding of DATE (IEEE\/ACM, New York, 2019), pp. 1385\u20131390"},{"issue":"2","key":"9_CR4","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1145\/359060.359074","volume":"22","author":"DR Cheriton","year":"1979","unstructured":"D.R. Cheriton, et al., Thoth, a portable real-time operating system. Commun ACM 22(2), 105\u2013115 (1979)","journal-title":"Commun ACM"},{"issue":"3","key":"9_CR5","first-page":"1","volume":"54","author":"RI Davis","year":"2017","unstructured":"R.I. Davis, et al., An extensible framework for multicore response time analysis. Real-Time Syst. 54(3), 1\u201355 (2017)","journal-title":"Real-Time Syst."},{"key":"9_CR6","first-page":"63","volume-title":"Timed model checking with abstractions: towards worst-case response time analysis in resource-sharing manycore systems, in Proceedings of the International Conference Embedded Software","author":"G Giannopoulou","year":"2012","unstructured":"G. Giannopoulou, et al., Timed model checking with abstractions: towards worst-case response time analysis in resource-sharing manycore systems, in Proceedings of the International Conference Embedded Software (ACM, New York, 2012), pp. 63\u201372"},{"issue":"4","key":"9_CR7","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1007\/s11241-015-9227-y","volume":"52","author":"G Giannopoulou","year":"2016","unstructured":"G. Giannopoulou, et al., Mixed-criticality scheduling on cluster-based manycores with shared communication and storage resources. Real-Time Syst. 52(4), 399\u2013449 (2016)","journal-title":"Real-Time Syst."},{"key":"9_CR8","doi-asserted-by":"crossref","unstructured":"A. Hansson, et al., CoMPSoC: a template for composable and predictable multi-processor system on chips. ACM TODAES 14(1), 2 (2009)","DOI":"10.1145\/1455229.1455231"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"C. Imes, et al., POET: a portable approach to minimizing energy under soft real-time constraints, in Proceeding of RTAS (IEEE, Silver Spring, 2015), pp. 75\u201386","DOI":"10.1109\/RTAS.2015.7108419"},{"key":"9_CR10","first-page":"1","volume-title":"Approximation-aware coordinated power\/performance management for heterogeneous multi-cores, in Proceeding of DAC","author":"A Kanduri","year":"2018","unstructured":"A. Kanduri, et al., Approximation-aware coordinated power\/performance management for heterogeneous multi-cores, in Proceeding of DAC (IEEE\/ACM, New York, 2018), pp. 1\u20136"},{"key":"9_CR11","doi-asserted-by":"crossref","unstructured":"P.N. Khanh, et al., Incorporating energy and throughput awareness in design space exploration and run-time mapping for heterogeneous MPSoCs, in Proceeding of DSD (IEEE, Silver Spring, 2013), pp. 513\u2013521","DOI":"10.1109\/DSD.2013.61"},{"key":"9_CR12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8237-7","volume-title":"Real-time Systems: Design Principles for Distributed Embedded Applications","author":"H Kopetz","year":"2011","unstructured":"H. Kopetz, Real-time Systems: Design Principles for Distributed Embedded Applications, 2 edn. (Springer, Berlin, 2011)","edition":"2"},{"key":"9_CR13","unstructured":"S. Pinisetty, et al., Runtime enforcement of reactive systems using synchronous enforcers, in Proceeding of ACM SIGSOFT International SPIN Symposium Model Checking of Software (2017), pp. 80\u201389"},{"issue":"2","key":"9_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s11241-019-09326-y","volume":"55","author":"B Pourmohseni","year":"2019","unstructured":"B. Pourmohseni, et al., Hard real-time application mapping reconfiguration for NoC-based many-core systems. Real-Time Syst. 55(2), 1\u201337 (2019)","journal-title":"Real-Time Syst."},{"key":"9_CR15","unstructured":"B. Pourmohseni, et al., Isolation-aware timing analysis and design space exploration for predictable and composable many-core systems, in Proceeding of ECRTS (2019)"},{"key":"9_CR16","first-page":"1","volume-title":"Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures, in Proceeding of DAC","author":"S Roloff","year":"2015","unstructured":"S. Roloff, et al., Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures, in Proceeding of DAC (IEEE\/ACM, New York, 2015), pp. 1\u20136"},{"key":"9_CR17","first-page":"24","volume-title":"ActorX10: an actor library for X10, in Proceeding of ACM SIGPLAN Workshop on X10","author":"S Roloff","year":"2016","unstructured":"S. Roloff, et al., ActorX10: an actor library for X10, in Proceeding of ACM SIGPLAN Workshop on X10 (ACM, New York, 2016), pp. 24\u201329"},{"key":"9_CR18","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-8387-8","volume-title":"Modeling and Simulation of Invasive Applications and Architectures","author":"S Roloff","year":"2019","unstructured":"S. Roloff, et al., Modeling and Simulation of Invasive Applications and Architectures (Springer, Berlin, 2019)"},{"issue":"2","key":"9_CR19","first-page":"297","volume":"37","author":"T Schwarzer","year":"2018","unstructured":"T. Schwarzer, et al., Symmetry-eliminating design space exploration for hybrid application mapping on many-core architectures. IEEE TCAD 37(2), 297\u2013310 (2018)","journal-title":"IEEE TCAD"},{"key":"9_CR20","doi-asserted-by":"crossref","unstructured":"A.K. Singh, et al., Accelerating throughput-aware runtime mapping for heterogeneous MPSoCs. ACM TODAES 18(1), 9:1\u20139:29 (2013)","DOI":"10.1145\/2390191.2390200"},{"key":"9_CR21","first-page":"115","volume-title":"Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems, in Proceeding of DAC","author":"AK Singh","year":"2013","unstructured":"A.K. Singh, et al., Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems, in Proceeding of DAC (IEEE\/ACM, New York, 2013), p. 115"},{"key":"9_CR22","volume-title":"Invasive Computing: An Overview","author":"J Teich","year":"2011","unstructured":"J. Teich, et al., Invasive Computing: An Overview (Springer, New York, 2011)"},{"key":"9_CR23","doi-asserted-by":"crossref","unstructured":"J. Teich, et al., Language and compilation of parallel programs for *-predictable MPSoC execution using invasive computing, in Proceeding of MCSOC (IEEE, Silver Spring, 2016)","DOI":"10.1109\/MCSoC.2016.30"},{"key":"9_CR24","first-page":"1","volume-title":"DAARM: design-time application analysis and run-time mapping for predictable execution in many-core systems, in Proceeding of CODES+ISSS","author":"A Weichslgartner","year":"2014","unstructured":"A. Weichslgartner, et al., DAARM: design-time application analysis and run-time mapping for predictable execution in many-core systems, in Proceeding of CODES+ISSS (IEEE\/ACM, New York, 2014), pp. 1\u201310"},{"key":"9_CR25","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-10-7356-4","volume-title":"Invasive Computing for Mapping Parallel Programs to Many-Core Architectures","author":"A Weichslgartner","year":"2018","unstructured":"A. Weichslgartner, et al., Invasive Computing for Mapping Parallel Programs to Many-Core Architectures (Springer, Berlin, 2018)"},{"key":"9_CR26","doi-asserted-by":"crossref","unstructured":"Z. Zhu, et al., Energy minimization for multi-core platforms through DVFS and VR phase scaling with comprehensive convex model, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2019)","DOI":"10.1109\/TCAD.2019.2894835"}],"container-title":["A Journey of Embedded and Cyber-Physical Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-47487-4_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,30]],"date-time":"2020-07-30T10:19:13Z","timestamp":1596104353000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-47487-4_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,31]]},"ISBN":["9783030474867","9783030474874"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-47487-4_9","relation":{},"subject":[],"published":{"date-parts":[[2020,7,31]]},"assertion":[{"value":"31 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}