{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:28:00Z","timestamp":1743092880926,"version":"3.40.3"},"publisher-location":"Cham","reference-count":10,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030493387"},{"type":"electronic","value":"9783030493394"}],"license":[{"start":{"date-parts":[[2020,8,6]],"date-time":"2020-08-06T00:00:00Z","timestamp":1596672000000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,8,6]],"date-time":"2020-08-06T00:00:00Z","timestamp":1596672000000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-49339-4_10","type":"book-chapter","created":{"date-parts":[[2020,8,5]],"date-time":"2020-08-05T11:05:14Z","timestamp":1596625514000},"page":"88-97","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Review and Implementation of 1-Bit Adder in CMOS and Hybrid Structures"],"prefix":"10.1007","author":[{"given":"Bhaskara Rao","family":"Doddi","sequence":"first","affiliation":[]},{"given":"V.","family":"Leela Rani","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,8,6]]},"reference":[{"key":"10_CR1","volume-title":"Principles of CMOS VLSI Design","author":"N Weste","year":"1985","unstructured":"Weste, N., Eshraghian, K.: Principles of CMOS VLSI Design. Addison-Wesley, New York (1985)"},{"issue":"8","key":"10_CR2","doi-asserted-by":"publisher","first-page":"1418","DOI":"10.1109\/TVLSI.2018.2820999","volume":"26","author":"H Naseri","year":"2018","unstructured":"Naseri, H., Timarchi, S.: Low-Power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. VLSI Syst. 26(8), 1418\u20131493 (2018)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"10","key":"10_CR3","doi-asserted-by":"publisher","first-page":"2001","DOI":"10.1109\/TVLSI.2014.2357057","volume":"23","author":"P Bhattacharyya","year":"2014","unstructured":"Bhattacharyya, P., Kundu, B., Ghosh, S., Kumar, V., Dandapat, A.: Performance analysis of a low-power high-speed hybrid 1-bit full adder circuit. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 23(10), 2001\u20132008 (2014)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"10_CR4","unstructured":"Vesterbacka, M.: A 14-transistor CMOS full adder with full swing nodes. In: 1999 IEEE Workshop on Signal Processing Systems SiPS 99 Design and Implementation, pp. 713\u2013722, October 1999"},{"issue":"4","key":"10_CR5","doi-asserted-by":"publisher","first-page":"718","DOI":"10.1109\/TVLSI.2009.2038166","volume":"19","author":"M Aguirre-Hernandez","year":"2011","unstructured":"Aguirre-Hernandez, M., Linares-Aranda, M.: CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 718\u2013721 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"8","key":"10_CR6","doi-asserted-by":"publisher","first-page":"2066","DOI":"10.1109\/TCSI.2008.2001367","volume":"57","author":"I Hassoune","year":"2010","unstructured":"Hassoune, I., Flandre, D., O\u2019Connor, I., Legat, J.D.: ULPFA: a new efficient design of a power-aware full adder. IEEE Trans. Circ. Syst. Integr. Reg. Pap. 57(8), 2066\u20132074 (2010)","journal-title":"IEEE Trans. Circ. Syst. Integr. Reg. Pap."},{"issue":"6","key":"10_CR7","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TVLSI.2005.848806","volume":"13","author":"C-H Chang","year":"2005","unstructured":"Chang, C.-H., Gu, J., Zhang, M.: A review of 0.18-\u03bcm full adder performances for tree structured arithmetic circuits. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(6), 686\u2013695 (2005)","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"1","key":"10_CR8","doi-asserted-by":"publisher","first-page":"559","DOI":"10.1016\/j.jestch.2015.10.001","volume":"19","author":"P Kumar","year":"2016","unstructured":"Kumar, P., Sharma, R.K.: Low voltage high performance hybrid full adder. Eng. Sci. Technol. Int. J. 19(1), 559\u2013565 (2016). \nhttps:\/\/doi.org\/10.1016\/j.jestch.2015.10.001","journal-title":"Eng. Sci. Technol. Int. J."},{"issue":"2","key":"10_CR9","first-page":"190","volume":"2","author":"S Wairya","year":"2011","unstructured":"Wairya, S., Nagaria, R.K., Tiwari, S.: New design methodologies for high-speed low-voltage 1 bit CMOS Full Adder circuits. Int. J. Comput. Technol. Appl. 2(2), 190\u2013198 (2011)","journal-title":"Int. J. Comput. Technol. Appl."},{"issue":"4","key":"10_CR10","first-page":"217","volume":"2","author":"SR Chowdhury","year":"2008","unstructured":"Chowdhury, S.R., Banerjee, A., Roy, A., Saha, H.: A high speed 8 transistor full adder design using novel 3 transistor XOR gates. Int. J. Electron. Circ. Syst. 2(4), 217\u2013223 (2008)","journal-title":"Int. J. Electron. Circ. Syst."}],"container-title":["Advances in Intelligent Systems and Computing","Innovations in Bio-Inspired Computing and Applications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-49339-4_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,5]],"date-time":"2020-08-05T11:16:04Z","timestamp":1596626164000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-49339-4_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,8,6]]},"ISBN":["9783030493387","9783030493394"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-49339-4_10","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2020,8,6]]},"assertion":[{"value":"6 August 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IBICA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Innovations in Bio-Inspired Computing and Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Gunupu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"India","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 December 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 December 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ibica2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.mirlabs.net\/ibica19\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}