{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T01:45:52Z","timestamp":1742953552047,"version":"3.40.3"},"publisher-location":"Cham","reference-count":39,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030507428"},{"type":"electronic","value":"9783030507435"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T00:00:00Z","timestamp":1592179200000},"content-version":"vor","delay-in-days":166,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>High Performance Computing (HPC) systems are facing severe limitations in both power and memory bandwidth\/capacity. By now, these limitations have been addressed individually: to improve performance under a strict power constraint, power capping, which sets power limits to components\/nodes\/jobs, is an indispensable feature; and for memory bandwidth\/capacity increase, the industry has begun to support hybrid main memory designs that comprise multiple different technologies including emerging memories (e.g., 3D stacked DRAM or Non-Volatile RAM) in one compute node. However, few works look at the combination of both trends.<\/jats:p><jats:p>This paper explicitly targets power managements on hybrid memory based HPC systems and is based on the following observation: in spite of the system software\u2019s efforts to optimize data allocations on such a system, the effective memory bandwidth can decrease considerably when we scale the problem size of applications. As a result, the performance bottleneck component changes in accordance with the footprint (or data) size, which then also changes the optimal power cap settings in a node. Motivated by this observation, we propose a power management concept called \"Equation missing\" and a profile-driven software framework to realize it. Our experimental result on a real system using HPC benchmarks shows that our approach is successful in correctly setting power caps depending on the footprint size while keeping around 93\/96% of performance\/power-efficiency compared to the best settings.<\/jats:p>","DOI":"10.1007\/978-3-030-50743-5_18","type":"book-chapter","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:03:45Z","timestamp":1592247825000},"page":"347-369","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Footprint-Aware Power Capping for Hybrid Memory Based Systems"],"prefix":"10.1007","author":[{"given":"Eishi","family":"Arima","sequence":"first","affiliation":[]},{"given":"Toshihiro","family":"Hanawa","sequence":"additional","affiliation":[]},{"given":"Carsten","family":"Trinitis","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Schulz","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,6,15]]},"reference":[{"key":"18_CR1","unstructured":"PMDK: Persistent Memory Development Kit. http:\/\/www.pmem.io"},{"issue":"12","key":"18_CR2","doi-asserted-by":"publisher","first-page":"2237","DOI":"10.1109\/JPROC.2010.2070830","volume":"98","author":"H Akinaga","year":"2010","unstructured":"Akinaga, H., et al.: Resistive random access memory (ReRAM) based on metal oxides. Proc. IEEE 98(12), 2237\u20132251 (2010)","journal-title":"Proc. IEEE"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Arima, E., et al.: Immediate sleep: reducing energy impact of peripheral circuits in STT-MRAM Caches. In: ICCD, pp. 149\u2013156 (2015)","DOI":"10.1109\/ICCD.2015.7357096"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Bailey, P.E., et al.: Adaptive configuration selection for power-constrained heterogeneous systems. In: ICPP, pp. 371\u2013380 (2014)","DOI":"10.1109\/ICPP.2014.46"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Cao, T., et al.: Demand-aware power management for power-constrained HPC systems. In: CCGrid, pp. 21\u201331 (2016)","DOI":"10.1109\/CCGrid.2016.25"},{"key":"18_CR6","unstructured":"Consortium, H.M.C.: Hybrid memory cube specification 2.1. Last Revision (January 2015)"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Deng, Q., et al.: CoScale: coordinating CPU and memory system DVFS in server systems. In: MICRO, pp. 143\u2013154 (2012)","DOI":"10.1109\/MICRO.2012.22"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Dhiman, G., et al.: PDRAM: a hybrid PRAM and DRAM main memory system. In: DAC, pp. 664\u2013669 (2009)","DOI":"10.1145\/1629911.1630086"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Ellsworth, D.A., et al.: Dynamic power sharing for higher job throughput. In: SC, pp. 80:1\u201380:11 (2015)","DOI":"10.1145\/2807591.2807643"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Felter, W., et al.: A performance-conserving approach for reducing peak power consumption in server systems. In: ICS, pp. 293\u2013302 (2005)","DOI":"10.1145\/1088149.1088188"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Ge, R., et al.: Application-aware power coordination on power bounded NUMA multicore systems. In: ICPP, pp. 591\u2013600 (2017)","DOI":"10.1109\/ICPP.2017.68"},{"key":"18_CR12","unstructured":"Hanson, H., et al.: Processor-memory power shifting for multi-core systems. In.: 4th Workshop on Energy Efficient Design (2012). http:\/\/research.ihost.com\/weed2012\/pdfs\/paper%20A.pdf. Accessed 4 June 2020"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Imes, C., et al.: CoPPer: soft real-time application performance using hardware power capping. In: ICAC, pp. 31\u201341 (2019)","DOI":"10.1109\/ICAC.2019.00015"},{"key":"18_CR14","unstructured":"Intel: Intel$$\\text{\\textregistered} $$ Memory Drive Technology, Set Up and Configuration Guide (2017)"},{"key":"18_CR15","unstructured":"Izraelevitz, J., et al.: Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. arXiv preprint arXiv:1903.05714 (2019)"},{"key":"18_CR16","volume-title":"Intel Xeon Phi Processor High Performance Programming: Knights","author":"J Jeffers","year":"2016","unstructured":"Jeffers, J., et al.: Intel Xeon Phi Processor High Performance Programming: Knights, Landing edn. Morgan Kaufmann Publishers Inc., San Francisco (2016)","edition":"Landing"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Komoda, T., et al.: Power capping of CPU-GPU heterogeneous systems through coordinating DVFS and task mapping. In: ICCD, pp. 349\u2013356 (2013)","DOI":"10.1109\/ICCD.2013.6657064"},{"key":"18_CR18","doi-asserted-by":"crossref","unstructured":"K\u00fclt\u00fcrsay, E., et al.: Evaluating STT-RAM as an energy-efficient main memory alternative. In: ISPASS, pp. 256\u2013267 (2013)","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"Lee, B.C., et al.: Architecting phase change memory as a scalable dram alternative. In: ISCA, pp. 2\u201313 (2009)","DOI":"10.1145\/1555815.1555758"},{"issue":"2","key":"18_CR20","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1007\/s10586-007-0045-4","volume":"11","author":"C Lefurgy","year":"2008","unstructured":"Lefurgy, C., et al.: Power capping: a prelude to power shifting. Clust. Comput. 11(2), 183\u2013195 (2008)","journal-title":"Clust. Comput."},{"key":"18_CR21","doi-asserted-by":"crossref","unstructured":"Li, J., et al.: Power shifting in thrifty interconnection network. In: HPCA, pp. 156\u2013167 (2011)","DOI":"10.1109\/HPCA.2011.5749725"},{"key":"18_CR22","doi-asserted-by":"crossref","unstructured":"Miwa, S., et al.: Profile-based power shifting in interconnection networks with on\/off links. In: SC, pp. 37:1\u201337:11 (2015)","DOI":"10.1145\/2807591.2807639"},{"key":"18_CR23","doi-asserted-by":"crossref","unstructured":"Noguchi, H., et al.: 7.2 4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write\/read-modify-write scheme. In: ISSCC, pp. 132\u2013133 (2016)","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"18_CR24","doi-asserted-by":"crossref","unstructured":"Nugteren, C., et al.: Roofline-aware DVFS for GPUs. In: ADAPT, pp. 8:8\u20138:10 (2014)","DOI":"10.1145\/2553062.2553067"},{"key":"18_CR25","unstructured":"ORNL, ANL, LLNL: CORAL Benchmark Codes (2013). https:\/\/asc.llnl.gov\/CORAL-benchmarks\/"},{"key":"18_CR26","doi-asserted-by":"crossref","unstructured":"Park, H., et al.: Power management of hybrid DRAM\/PRAM-based main memory. In: DAC, pp. 59\u201364 (2011)","DOI":"10.1145\/2024724.2024738"},{"key":"18_CR27","doi-asserted-by":"crossref","unstructured":"Patki, T., et al.: Exploring hardware overprovisioning in power-constrained, high performance computing. In: ICS, pp. 173\u2013182 (2013)","DOI":"10.1145\/2464996.2465009"},{"key":"18_CR28","doi-asserted-by":"crossref","unstructured":"Patki, T., et al.: Practical resource management in power-constrained, high performance computing. In: HPDC, pp. 121\u2013132 (2015)","DOI":"10.1145\/2749246.2749262"},{"key":"18_CR29","doi-asserted-by":"crossref","unstructured":"Paul, I., et al.: Harmonia: balancing compute and memory power in high-performance GPUs. In: ISCA, pp. 54\u201365 (2015)","DOI":"10.1145\/2872887.2750404"},{"key":"18_CR30","doi-asserted-by":"crossref","unstructured":"Ramos, L.E., et al.: Page placement in hybrid memory systems. In: ICS, pp. 85\u201395 (2011)","DOI":"10.1145\/1995896.1995911"},{"key":"18_CR31","doi-asserted-by":"crossref","unstructured":"Sakamoto, R., et al.: Production hardware overprovisioning: real-world performance optimization using an extensible power-aware resource management framework. In: IPDPS, pp. 957\u2013966 (2017)","DOI":"10.1109\/IPDPS.2017.107"},{"key":"18_CR32","doi-asserted-by":"crossref","unstructured":"Sarood, O., et al.: Optimizing power allocation to CPU and memory subsystems in overprovisioned HPC systems. In: CLUSTER, pp. 1\u20138 (2013)","DOI":"10.1109\/CLUSTER.2013.6702684"},{"key":"18_CR33","doi-asserted-by":"crossref","unstructured":"Sarood, O., et al.: Maximizing throughput of overprovisioned HPC data centers under a strict power budget. In: SC, pp. 807\u2013818 (2014)","DOI":"10.1109\/SC.2014.71"},{"key":"18_CR34","doi-asserted-by":"crossref","unstructured":"Sasaki, H., et al.: An intra-task DVFS technique based on statistical analysis of hardware events. In: CF, pp. 123\u2013130 (2007)","DOI":"10.1145\/1242531.1242551"},{"key":"18_CR35","unstructured":"Savoie, L., et al.: I\/O aware power shifting. In: IPDPS, pp. 740\u2013749 (2016)"},{"key":"18_CR36","unstructured":"Standard, J.: High Bandwidth Memory (HBM) DRAM. JESD235 (2013)"},{"key":"18_CR37","doi-asserted-by":"publisher","unstructured":"Terpstra, D., et al.: Collecting performance data with PAPI-C. In: M\u00fcller, M., Resch, M., Schulz, A., Nagel, W. (eds.) Tools for High Performance Computing 2009, pp. 157\u2013173. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-11261-4_11","DOI":"10.1007\/978-3-642-11261-4_11"},{"issue":"4","key":"18_CR38","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1145\/1498765.1498785","volume":"52","author":"S Williams","year":"2009","unstructured":"Williams, S., et al.: Roofline: an insightful visual performance model for multicore architectures. Commun. ACM 52(4), 65\u201376 (2009)","journal-title":"Commun. ACM"},{"key":"18_CR39","doi-asserted-by":"crossref","unstructured":"Wu, K., et al.: Unimem: runtime data managementon non-volatile memory-based heterogeneous main memory. In: SC, pp. 58:1\u201358:14 (2017)","DOI":"10.1145\/3126908.3126923"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-50743-5_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,18]],"date-time":"2023-12-18T20:05:30Z","timestamp":1702929930000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-50743-5_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030507428","9783030507435"],"references-count":39,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-50743-5_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"15 June 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Frankfurt am Main","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 June 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 June 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"35","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.isc-hpc.com\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"87","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"27","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"31% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.73","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4.33","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}