{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T12:44:35Z","timestamp":1747140275875,"version":"3.40.3"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030527938"},{"type":"electronic","value":"9783030527945"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-52794-5_8","type":"book-chapter","created":{"date-parts":[[2020,7,8]],"date-time":"2020-07-08T23:11:31Z","timestamp":1594249891000},"page":"97-108","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Investigating Transactional Memory for High Performance Embedded Systems"],"prefix":"10.1007","author":[{"given":"Christian","family":"Piatka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rico","family":"Amslinger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Haas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Weis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastian","family":"Altmeyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,7,9]]},"reference":[{"key":"8_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"155","DOI":"10.1007\/978-3-319-77610-1_12","volume-title":"Architecture of Computing Systems \u2013 ARCS 2018","author":"R Amslinger","year":"2018","unstructured":"Amslinger, R., Weis, S., Piatka, C., Haas, F., Ungerer, T.: Redundant execution on heterogeneous multi-cores utilizing transactional memory. In: Berekovic, M., Buchty, R., Hamann, H., Koch, D., Pionteck, T. (eds.) ARCS 2018. LNCS, vol. 10793, pp. 155\u2013167. Springer, Cham (2018). \nhttps:\/\/doi.org\/10.1007\/978-3-319-77610-1_12"},{"key":"8_CR2","doi-asserted-by":"publisher","unstructured":"Ananian, C.S., Asanovic, K., Kuszmaul, B.C., Leiserson, C.E., Lie, S.: Unbounded transactional memory. In: 11th International Symposium on High-Performance Computer Architecture, pp. 316\u2013327, February 2005. \nhttps:\/\/doi.org\/10.1109\/HPCA.2005.41","DOI":"10.1109\/HPCA.2005.41"},{"key":"8_CR3","unstructured":"ARM Ltd.: Transactional memory extension (TME) intrinsics. \nhttps:\/\/developer.arm.com\/docs\/101028\/0009\/transactional-memory-extension-tme-intrinsics\n\n. Accessed 13 Jan 2020"},{"issue":"2","key":"8_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011). \nhttps:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"2","key":"8_CR5","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/1273440.1250667","volume":"35","author":"C Blundell","year":"2007","unstructured":"Blundell, C., Devietti, J., Lewis, E.C., Martin, M.M.K.: Making the fast case common and the uncommon case simple in unbounded transactional memory. SIGARCH Comput. Archit. News 35(2), 24\u201334 (2007). \nhttps:\/\/doi.org\/10.1145\/1273440.1250667","journal-title":"SIGARCH Comput. Archit. News"},{"key":"8_CR6","doi-asserted-by":"publisher","unstructured":"Minh, C.C., Chung, J.W., Kozyrakis, C., Olukotun, K.: STAMP: stanford transactional applications for multi-processing. In: 2008 IEEE International Symposium on Workload Characterization, pp. 35\u201346, September 2008. \nhttps:\/\/doi.org\/10.1109\/IISWC.2008.4636089","DOI":"10.1109\/IISWC.2008.4636089"},{"issue":"5","key":"8_CR7","doi-asserted-by":"publisher","first-page":"347","DOI":"10.1145\/1168919.1168901","volume":"34","author":"W Chuang","year":"2006","unstructured":"Chuang, W., et al.: Unbounded page-based transactional memory. SIGARCH Comput. Archit. News 34(5), 347\u2013358 (2006). \nhttps:\/\/doi.org\/10.1145\/1168919.1168901","journal-title":"SIGARCH Comput. Archit. News"},{"key":"8_CR8","doi-asserted-by":"publisher","unstructured":"Damron, P., Fedorova, A., Lev, Y., Luchangco, V., Moir, M., Nussbaum, D.: Hybrid transactional memory. In: Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 336\u2013346 (2006). \nhttps:\/\/doi.org\/10.1145\/1168857.1168900","DOI":"10.1145\/1168857.1168900"},{"issue":"10","key":"8_CR9","doi-asserted-by":"publisher","first-page":"1042","DOI":"10.1016\/j.jpdc.2010.02.003","volume":"70","author":"C Ferri","year":"2010","unstructured":"Ferri, C., Wood, S., Moreshet, T., Bahar, R.I., Herlihy, M.: Embedded-TM: energy and complexity-effective hardware transactional memory for embedded multicore systems. J. Parallel Distrib. Comput. 70(10), 1042\u20131052 (2010). \nhttps:\/\/doi.org\/10.1016\/j.jpdc.2010.02.003","journal-title":"J. Parallel Distrib. Comput."},{"key":"8_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"303","DOI":"10.1007\/11561927_23","volume-title":"Distributed Computing","author":"R Guerraoui","year":"2005","unstructured":"Guerraoui, R., Herlihy, M., Pochon, B.: Polymorphic contention management. In: Fraigniaud, P. (ed.) DISC 2005. LNCS, vol. 3724, pp. 303\u2013323. Springer, Heidelberg (2005). \nhttps:\/\/doi.org\/10.1007\/11561927_23"},{"key":"8_CR11","doi-asserted-by":"publisher","unstructured":"Guerraoui, R., Herlihy, M., Pochon, B.: Toward a theory of transactional contention managers. In: Proceedings of the Twenty-Fourth Annual ACM Symposium on Principles of Distributed Computing, pp. 258\u2013264 (2005). \nhttps:\/\/doi.org\/10.1145\/1073814.1073863","DOI":"10.1145\/1073814.1073863"},{"key":"8_CR12","doi-asserted-by":"publisher","unstructured":"Herlihy, M., Moss, J.E.B.: Transactional memory: architectural support for lock-free data structures. In: Proceedings of the 20th Annual International Symposium on Computer Architecture, pp. 289\u2013300 (1993). \nhttps:\/\/doi.org\/10.1145\/165123.165164","DOI":"10.1145\/165123.165164"},{"key":"8_CR13","unstructured":"Intel Corporation: Intel Transactional Synchronization Extensions (Intel TSX) Overview. \nhttps:\/\/software.intel.com\/en-us\/cpp-compiler-developer-guide-and-reference-intel-transactional-synchronization-extensions-intel-tsx-overview\n\n. Accessed 23 Jan 2020"},{"key":"8_CR14","doi-asserted-by":"publisher","unstructured":"Moore, K.E., Bobba, J., Moravan, M.J., Hill, M.D., Wood, D.A.: LogTM: log-based transactional memory. In: 2006 The Twelfth International Symposium on High-Performance Computer Architecture, pp. 254\u2013265 (2006). \nhttps:\/\/doi.org\/10.1109\/HPCA.2006.1598134","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"8_CR15","doi-asserted-by":"publisher","unstructured":"Rossbach, C.J., Hofmann, O.S., Porter, D.E., Ramadan, H.E., Aditya, B., Witchel, E.: TxLinux: using and managing hardware transactional memory in an operating system. In: Proceedings of Twenty-First ACM SIGOPS Symposium on Operating Systems Principles, pp. 87\u2013102 (2007). \nhttps:\/\/doi.org\/10.1145\/1294261.1294271","DOI":"10.1145\/1294261.1294271"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Scherer, W.N., Scott, M.L.: Contention management in dynamic software transactional memory. In: PODC Workshop on Concurrency and Synchronization in Java Programs, pp. 70\u201379 (2004)","DOI":"10.1145\/1073814.1073861"},{"key":"8_CR17","doi-asserted-by":"publisher","unstructured":"Scherer, W.N., Scott, M.L.: Advanced contention management for dynamic software transactional memory. In: Proceedings of the Twenty-Fourth Annual ACM Symposium on Principles of Distributed Computing, pp. 240\u2013248 (2005). \nhttps:\/\/doi.org\/10.1145\/1073814.1073861","DOI":"10.1145\/1073814.1073861"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems \u2013 ARCS 2020"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-52794-5_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,9]],"date-time":"2020-07-09T00:05:10Z","timestamp":1594253110000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-52794-5_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030527938","9783030527945"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-52794-5_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"9 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Aachen","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 May 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 May 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"33","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/arcs2020.itec.kit.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"33","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"12","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was canceled due to the COVID-19 pandemic. 6 workshop papers are also included.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}