{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T15:29:49Z","timestamp":1742916589911,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030532727"},{"type":"electronic","value":"9783030532734"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-53273-4_10","type":"book-chapter","created":{"date-parts":[[2020,7,22]],"date-time":"2020-07-22T09:07:29Z","timestamp":1595408849000},"page":"209-233","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Security Aspects of Real-Time MPSoCs: The Flaws and Opportunities of Preemptive NoCs"],"prefix":"10.1007","author":[{"given":"Bruno","family":"Forlin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cezar","family":"Reinbrecht","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johanna","family":"Sep\u00falveda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,7,22]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Sapra, D., Altmeyer, S.: Work-in-progress: design-space exploration of multi-core processors for safety-critical real-time systems. In: 2017 IEEE RTSS, pp. 360\u2013362 (December 2017)","DOI":"10.1109\/RTSS.2017.00040"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Rockwood, M., Joshi, V., Sullivan, K., Goubran, R.: Using a real-time operating system for multitasking in remote patient monitoring. In: 2014 IEEE MeMeA, pp. 1\u20135 (June 2014)","DOI":"10.1109\/MeMeA.2014.6860109"},{"key":"10_CR3","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","volume":"50","author":"E Bolotin","year":"2004","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: Qnoc: Qos architecture and design process for network on chip. J. Syst. Archit. 50, 105\u2013128 (2004)","journal-title":"J. Syst. Archit."},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Lo, S., Lan, Y., Yeh, H., Tsai, W., Hu, Y., Chen, S.: Qos aware binoc architecture. In: 2010 IEEE IPDPS, pp. 1\u201310 (April 2010)","DOI":"10.1109\/IPDPS.2010.5470359"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Nikoli\u0107, B., Petters, S.M.: EDF as an arbitration policy for wormhole-switched priority-preemptive NOCs - myth or fact? In: 2014 EMSOFT, pp. 1\u201310 (October 2014)","DOI":"10.1145\/2656045.2656056"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Shi, Z., Burns, A.: Real-time communication analysis for on-chip networks with wormhole switching. In: Second ACM\/IEEE International Symposium on Networks-on-Chip (NOCs 2008), pp. 161\u2013170 (April 2008)","DOI":"10.1109\/NOCS.2008.4492735"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Indrusiak, L.S., Burns, A., Nikoli\u0107, B.: Buffer-aware bounds to multi-point progressive blocking in priority-preemptive NOCs. In: 2018 DATE, pp. 219\u2013224 (March 2018)","DOI":"10.23919\/DATE.2018.8342006"},{"key":"10_CR8","unstructured":"Yao, W., Suh, E.: Efficient timing channel protection for on-chip networks. In: NOCS 2012 Proceedings of the 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip, Lyngby, Denmark, pp. 142\u2013151. IEEE (May 2012)"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Daoud, L., Rafla, N.: Analysis of black hole router attack in network-on-chip. In: 2019 IEEE 62nd International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 69\u201372 (August 2019)","DOI":"10.1109\/MWSCAS.2019.8884979"},{"issue":"1","key":"10_CR10","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/LES.2014.2384744","volume":"7","author":"J Sep\u00falveda","year":"2015","unstructured":"Sep\u00falveda, J., Diguet, J.P., Strum, M., Gogniat, G.: NoC-based protection for SoC time-driven attacks. IEEE Embed. Syst. Lett. 7(1), 7\u201310 (2015)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Reinbrecht, C., Forlin, B., Zankl, A., Sep\u00falveda, J.: Earthquake - a NoC-based optimized differential cache-collision attack for MPSoCs. In: 2018 DATE, Dresden, Germany, pp. 1\u20137. ACM (March 2018)","DOI":"10.23919\/DATE.2018.8342090"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Reinbrecht, C., Susin, A., Bossuet, L., Sepulveda, J.: Gossip NoC - avoiding timing side-channel attacks through traffic management. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2016), Pittsburgh, USA, pp. 601\u2013606. IEEE (July 2016)","DOI":"10.1109\/ISVLSI.2016.25"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Sep\u00falveda, J., Gross, M., Zankl, A., Sigl, G.: Exploiting bus communication to improve cache attacks on systems-on-chips. In: IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2017) (July 2017)","DOI":"10.1109\/ISVLSI.2017.57"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Forlin, B., Reinbrecht, C., Sep\u00falveda, J.: Attacking real-time MPSoCs: preemptive NoCs are vulnerable. In: 2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), pp. 204\u2013209 (October 2019)","DOI":"10.1109\/VLSI-SoC.2019.8920363"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Stefan, R., Goossens, K.: Enhancing the security of time-division-multiplexing networks-on-chip through the use of multipath routing (2011)","DOI":"10.1145\/2076501.2076513"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Chaves, C.G., Azad, S.P., Hollstein, T., Sepulveda, J.: A distributed dos detection scheme for NoC-based MPSoCs. In: 2018 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and International Symposium of System-on-Chip (SoC), pp. 1\u20136 (October 2018)","DOI":"10.1109\/NORCHIP.2018.8573524"},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Reinbrecht, C., Susin, A., Bossuet, L., Sigl, G., Sepulveda, J.: Side channel attack on NoC-based MPSoCs are practical: NoC prime+probe attack. In: 29th Symposium on Integrated Circuits and Systems Design (SBCCI), Belo Horizonte, Brazil, pp. 1\u20136. IEEE (August 2016)","DOI":"10.1109\/SBCCI.2016.7724051"},{"key":"10_CR18","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11605805_1","volume-title":"Topics in Cryptology \u2013 CT-RSA 2006","author":"DA Osvik","year":"2006","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Pointcheval, D. (ed.) CT-RSA 2006. LNCS, vol. 3860, pp. 1\u201320. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11605805_1"},{"key":"10_CR19","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1016\/j.micpro.2019.04.004","volume":"68","author":"LS Indrusiak","year":"2019","unstructured":"Indrusiak, L.S., Harbin, J.R., Reinbrecht, C., Sep\u00falveda, M.J.: Side-channel protected MPSoC through secure real-time networks-on-chip. Microprocess. Microsyst. 68, 34\u201346 (2019)","journal-title":"Microprocess. Microsyst."},{"key":"10_CR20","unstructured":"Yao, W., Suh, E.: Efficient timing channel protection for on-chip networks. In: 2012 Sixth IEEE\/ACM International Symposium on Networks on Chip (NoCS), pp. 142\u2013151 (2012)"},{"issue":"3","key":"10_CR21","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1109\/MM.2014.46","volume":"34","author":"H Wassel","year":"2014","unstructured":"Wassel, H., et al.: Networks on chip with provable security properties. IEEE Micro 34(3), 57\u201368 (2014)","journal-title":"IEEE Micro"},{"key":"10_CR22","doi-asserted-by":"crossref","unstructured":"Sepulveda, J., Florez, D., Soeken, M., Diguet, J., Gogniat, G.: Dynamic NoC buffer allocation for MPSoC timing side channel attack protection. In: Network-on-Chip, Timing, Side Channel Attack (LASCAS), Florian\u00f3polis, Brazil, pp. 91\u201394. IEEE (March 2016)","DOI":"10.1109\/LASCAS.2016.7451017"},{"key":"10_CR23","unstructured":"Traber, A., Stucki, S., Zaruba, F., Gautschi, M., Pullini, A., Benini, L.: Pulpino: a RISC-V based single-core system. In: ORCONF2015, October 9\u201311, 2015, Geneva, Switzerland (2015)"},{"issue":"9","key":"10_CR24","doi-asserted-by":"publisher","first-page":"1532","DOI":"10.1109\/TC.2017.2686391","volume":"66","author":"Q Xiong","year":"2017","unstructured":"Xiong, Q., Wu, F., Lu, Z., Xie, C.: Extending real-time analysis for wormhole NoCs. IEEE Trans. Comput. 66(9), 1532\u20131546 (2017)","journal-title":"IEEE Trans. Comput."},{"key":"10_CR25","doi-asserted-by":"publisher","first-page":"556","DOI":"10.1016\/j.micpro.2016.12.010","volume":"51","author":"C Reinbrecht","year":"2017","unstructured":"Reinbrecht, C., Susin, A., Bossuet, L., Sigl, G., Sep\u00falveda, J.: Timing attack on NoC-based systems: Prime+Probe attack and NoC-based protection. Microprocess. Microsyst. 51, 556\u2013565 (2017)","journal-title":"Microprocess. Microsyst."},{"key":"10_CR26","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.micpro.2019.01.007","volume":"66","author":"C Reinbrecht","year":"2019","unstructured":"Reinbrecht, C., Forlin, B., Sep\u00falveda, J.: Cache timing attacks on NoC-based MPSoCs. Microprocess. Microsyst. 66, 1\u20139 (2019)","journal-title":"Microprocess. Microsyst."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: New Technology Enabler"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-53273-4_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T00:03:40Z","timestamp":1721606620000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-53273-4_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030532727","9783030532734"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-53273-4_10","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"22 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cusco","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Peru","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsi-soc.pe\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}