{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T07:00:09Z","timestamp":1743058809190,"version":"3.40.3"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030532727"},{"type":"electronic","value":"9783030532734"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-53273-4_14","type":"book-chapter","created":{"date-parts":[[2020,7,22]],"date-time":"2020-07-22T09:07:29Z","timestamp":1595408849000},"page":"307-322","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Predictive Process Design Kit for Three-Independent-Gate Field-Effect Transistors"],"prefix":"10.1007","author":[{"given":"Patsy","family":"Cadareanu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ganesh","family":"Gore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edouard","family":"Giacomin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,7,22]]},"reference":[{"issue":"2","key":"14_CR1","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1021\/nl025875l","volume":"3","author":"Y Cui","year":"2003","unstructured":"Cui, Y., et al.: High performance silicon nanowire field effect transistors. Nano Lett. 3(2), 149\u2013152 (2003)","journal-title":"Nano Lett."},{"key":"14_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4","volume-title":"FinFET and Other Multigate Transistors","author":"JP Colinge","year":"2007","unstructured":"Colinge, J.P.: FinFET and Other Multigate Transistors, 1st edn. Springer, Cham (2007). https:\/\/doi.org\/10.1007\/978-0-387-71752-4","edition":"1"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Sutar, S., et al.: Graphene p-n junctions for electron-optics devices. In: IEEE DRC (2013)","DOI":"10.1109\/DRC.2013.6633837"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"De Marchi, M., et al.: Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETs. In: IEDM Tech. Dig., vol. 8, no. 4, pp. 1\u20134 (2012)","DOI":"10.1109\/IEDM.2012.6479004"},{"issue":"1","key":"14_CR5","doi-asserted-by":"publisher","first-page":"119","DOI":"10.1021\/nl203094h","volume":"12","author":"A Heinzig","year":"2011","unstructured":"Heinzig, A., et al.: Reconfigurable silicon nanowire transistors. Nano Lett. 12(1), 119\u2013124 (2011)","journal-title":"Nano Lett."},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Rai, S., et al.: Emerging reconfigurable nanotechnologies: can they support future electronics?. In: Proceedings of ICCAD, p. 13 (2018)","DOI":"10.1145\/3240765.3243472"},{"issue":"1","key":"14_CR7","first-page":"35","volume":"4","author":"J Romero-Gonz\u00e1lez","year":"2018","unstructured":"Romero-Gonz\u00e1lez, J., et al.: BCB evaluation of high-performance and low-leakage three-independent-gate field-effect transistors. IEEE JXCDC 4(1), 35\u201343 (2018)","journal-title":"IEEE JXCDC"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Trommer, J., et al.: Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits. In: DATE, pp. 169\u2013174 (2016)","DOI":"10.3850\/9783981537079_0206"},{"key":"14_CR9","unstructured":"Mathew, L., et al.: Multiple independent gate field effect transistor (MIGFET) \u2013 multi-fin RF mixer architecture, three independent gates (MIGFET-T) operation and temperature characteristics. VLSI Technology (2005)"},{"issue":"3","key":"14_CR10","first-page":"560","volume":"27","author":"S Rai","year":"2019","unstructured":"Rai, S., et al.: Designing efficient circuits based on runtime-reconfigurable field-effect transistors. IEEE TVLSI 27(3), 560\u2013572 (2019)","journal-title":"IEEE TVLSI"},{"issue":"2","key":"14_CR11","first-page":"242","volume":"30","author":"MH Ben-Jamaa","year":"2011","unstructured":"Ben-Jamaa, M.H., et al.: An efficient gate library for ambipolar CNTFET logic. IEEE TCAS 30(2), 242\u2013255 (2011)","journal-title":"IEEE TCAS"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Gaillardon, P.-E., et al.: Three-independent-gate transistors: opportunities in digital, analog and RF applications. In: LATS (2016)","DOI":"10.1109\/LATW.2016.7483368"},{"key":"14_CR13","unstructured":"Rostami, M., et al.: Novel dual-Vth independent-gate FinFET circuits. In: ASPDAC (2010)"},{"issue":"10","key":"14_CR14","first-page":"2851","volume":"61","author":"J Zhang","year":"2014","unstructured":"Zhang, J., et al.: Configurable circuits featuring dual-threshold-voltage design with three-independent-gate silicon nanowire FETs. IEEE TCAS I 61(10), 2851\u20132861 (2014)","journal-title":"IEEE TCAS I"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Giacomin, E., et al.: Low-power multiplexer designs using three-independent-gate field effect transistors. In: NanoArch (2017)","DOI":"10.1109\/NANOARCH.2017.8053723"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Romero-Gonzalez, J., et al.: An efficient adder architecture with three-independent-gate field-effect transistors. In: IEEE ICRC (2018)","DOI":"10.1109\/ICRC.2018.8638608"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Tang, X., et al.: TSPC flip-flop circuit design with three-independent-gate silicon nanowire FETs. IEEE ISCAS (2014)","DOI":"10.1109\/ISCAS.2014.6865471"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Giacomin, E., et al.: Differential power analysis mitigation technique using three-independent-gate field effect transistors. VLSI-SoC (2018)","DOI":"10.1109\/VLSI-SoC.2018.8644747"},{"key":"14_CR19","unstructured":"A 10-nm TIGFET PDK (2019). https:\/\/github.com\/LNIS-Projects\/TIGFET-10nm-PDK"},{"key":"14_CR20","doi-asserted-by":"crossref","unstructured":"Bhanushali, K., et al.: FreePDK15: an open-source predictive process design kit for 15nm FinFET technology. IEEE ISPD (2015)","DOI":"10.1145\/2717764.2717782"},{"key":"14_CR21","doi-asserted-by":"crossref","unstructured":"Zhang, J., et al.: A schottky-barrier silicon FinFET with 6.0\u00a0mV\/dec subthreshold slope over 5 decades of current. IEDM Tech. Dig., pp. 339\u2013342 (2014)","DOI":"10.1109\/IEDM.2014.7047045"},{"key":"14_CR22","doi-asserted-by":"publisher","first-page":"7039","DOI":"10.1021\/acsnano.8b02739","volume":"12","author":"GV Resta","year":"2018","unstructured":"Resta, G.V., et al.: Doping-free complementary logic gates enabled by two-dimensional polarity-controllable transistors. ACS Nano 12, 7039\u20137047 (2018)","journal-title":"ACS Nano"},{"issue":"11","key":"14_CR23","doi-asserted-by":"publisher","first-page":"3654","DOI":"10.1109\/TED.2014.2359112","volume":"61","author":"J Zhang","year":"2014","unstructured":"Zhang, J., et al.: Polarity-controllable silicon nanowire transistors with dual threshold voltages. IEEE TED 61(11), 3654\u20133660 (2014)","journal-title":"IEEE TED"},{"key":"14_CR24","doi-asserted-by":"crossref","unstructured":"Stine, J.E., et al.: FreePDK: an open-source variation- aware design kit. In: IMSE (2007)","DOI":"10.1109\/MSE.2007.44"},{"key":"14_CR25","doi-asserted-by":"crossref","unstructured":"Martins, M., et al.: Open cell library in 15nm FreePDK technology. IEEE ISPD (2015)","DOI":"10.1145\/2717764.2717783"},{"key":"14_CR26","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","volume":"53","author":"LT Clark","year":"2016","unstructured":"Clark, L.T., et al.: ASAP7: a 7-nm FinFET predictive process design kit. Microelectron. J. 53, 105\u2013115 (2016)","journal-title":"Microelectron. J."},{"issue":"1","key":"14_CR27","first-page":"68","volume":"18","author":"E Giacomin","year":"2018","unstructured":"Giacomin, E., et al.: A resistive random access memory addon for the NCSU FreePDK 45nm. IEEE TNANO 18(1), 68\u201372 (2018)","journal-title":"IEEE TNANO"},{"key":"14_CR28","doi-asserted-by":"crossref","unstructured":"Cadareanu, P., et al.: Nanoscale three-independent-gate transistors: geometric TCAD Simulations at the 10nm-Node. In: IEEE NMDC (2019)","DOI":"10.1109\/NMDC47361.2019.9084015"},{"issue":"1","key":"14_CR29","first-page":"2","volume":"17","author":"J Finders","year":"2008","unstructured":"Finders, J., et al.: Double patterning lithography: the bridge between low k1 ArF and EUV. Microlithogr. World 17(1), 2 (2008)","journal-title":"Microlithogr. World"},{"issue":"2","key":"14_CR30","first-page":"185","volume":"29","author":"K Yuan","year":"2010","unstructured":"Yuan, K., et al.: Double patterning layout decomposition for simultaneous conflict and stitch minimization. IEEE TCAD 29(2), 185\u2013196 (2010)","journal-title":"IEEE TCAD"},{"key":"14_CR31","doi-asserted-by":"crossref","unstructured":"Pan, D.Z., et al.: Layout optimizations for double patterning lithography. In: ASICON (2009)","DOI":"10.1109\/ASICON.2009.5351308"},{"key":"14_CR32","doi-asserted-by":"crossref","unstructured":"Kahng, A.B. et al.: Layout decomposition for double patterning lithography. In: ICCAD (2008)","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"14_CR33","doi-asserted-by":"crossref","unstructured":"Ryckaert, J., et al.: DTCO at N7 and beyond: patterning and electrical compromises and opportunities. In: Proceedings of SPIE, vol. 9427 (2015)","DOI":"10.1117\/12.2178997"},{"key":"14_CR34","doi-asserted-by":"crossref","unstructured":"Zografos, O., et al.: Novel grid-based power routing scheme for regular controllable-polarity FET arrangements. In: IEEE ISCAS (2014)","DOI":"10.1109\/ISCAS.2014.6865410"},{"key":"14_CR35","doi-asserted-by":"crossref","unstructured":"Bobba, S., et al.: Process\/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors. In: NanoArch (2012)","DOI":"10.1145\/2765491.2765503"},{"key":"14_CR36","doi-asserted-by":"crossref","unstructured":"Gore, G., et al.: A predictive process design kit for three-independent-gate field-effect transistors. In: VLSI-SoC (2019)","DOI":"10.1109\/VLSI-SoC.2019.8920358"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: New Technology Enabler"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-53273-4_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T00:04:10Z","timestamp":1721606650000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-53273-4_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030532727","9783030532734"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-53273-4_14","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"22 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cusco","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Peru","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsi-soc.pe\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}