{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T16:53:47Z","timestamp":1742921627857,"version":"3.40.3"},"publisher-location":"Cham","reference-count":41,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030532727"},{"type":"electronic","value":"9783030532734"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-53273-4_2","type":"book-chapter","created":{"date-parts":[[2020,7,22]],"date-time":"2020-07-22T09:07:29Z","timestamp":1595408849000},"page":"21-44","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["On Test Generation for Microprocessors for Extended Class of Functional Faults"],"prefix":"10.1007","author":[{"given":"Adeboye Stephen","family":"Oyeniran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,7,22]]},"reference":[{"key":"2_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-2801-4","volume-title":"Embedded Proecessor-Based Self-Test","author":"D Gizopoulos","year":"2004","unstructured":"Gizopoulos, D., Paschalis, A., Zorian, Y.: Embedded Proecessor-Based Self-Test. Kluwer Academic Publisher, New York (2004)"},{"key":"2_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-29409-0","volume-title":"Advances in Electronic Testing","author":"D Gizopoulos","year":"2014","unstructured":"Gizopoulos, D.: Advances in Electronic Testing. Springer, New York (2014). https:\/\/doi.org\/10.1007\/0-387-29409-0"},{"issue":"3","key":"2_CR3","doi-asserted-by":"publisher","first-page":"369","DOI":"10.1109\/43.913755","volume":"20","author":"L Chen","year":"2001","unstructured":"Chen, L., Dey, S.: Software-based self-testing methodology for processor cores. IEEE Trans. CAD IC Syst. 20(3), 369\u2013380 (2001)","journal-title":"IEEE Trans. CAD IC Syst."},{"issue":"4","key":"2_CR4","first-page":"369","volume":"54","author":"N Kranitis","year":"2005","unstructured":"Kranitis, N., Gizopoulos, D., Xenoulis, G.: Software-based self-testing of embedded processors. IEEE Trans. Commun. 54(4), 369\u2013380 (2005)","journal-title":"IEEE Trans. Commun."},{"key":"2_CR5","doi-asserted-by":"crossref","unstructured":"Gurumurthy, S., Vasudevan, S., Abraham, J.A.: Automatic generation of instruction sequences targeting hard-to-detect structural faults in a processor. ITC (2006)","DOI":"10.1109\/TEST.2006.297676"},{"issue":"5","key":"2_CR6","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/TVLSI.2007.893650","volume":"15","author":"C Chen","year":"2007","unstructured":"Chen, C., Wei, T., Gao, H., Lu, T.: Software-based self-testing with multiple-level abstractions for soft processor cores. IEEE Trans. Very Large Scale Integr. VLSI Syst. 15(5), 505\u2013517 (2007)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"11","key":"2_CR7","doi-asserted-by":"publisher","first-page":"1441","DOI":"10.1109\/TVLSI.2008.2000866","volume":"16","author":"D Gizopoulos","year":"2008","unstructured":"Gizopoulos, D., et al.: Systematic software-based self-test for pipelined processors. IEEE Trans. Very Large Scale Integr. VLSI Syst. 16(11), 1441\u20131453 (2008)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"3","key":"2_CR8","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MDT.2010.5","volume":"27","author":"M Psarakis","year":"2010","unstructured":"Psarakis, M., Gizopoulos, D., Sanchez, E., Sonza, R.M.: Microprocessor software-based self-testing. IEEE Des. Test Comput. 27(3), 4\u201319 (2010)","journal-title":"IEEE Des. Test Comput."},{"issue":"7","key":"2_CR9","doi-asserted-by":"publisher","first-page":"1030","DOI":"10.1109\/TC.2010.166","volume":"60","author":"S Di Carlo","year":"2011","unstructured":"Di Carlo, S., Prinetto, P., Savino, A.: Software-based self-test of set-associative cache memories. IEEE Trans. Comput. 60(7), 1030\u20131044 (2011)","journal-title":"IEEE Trans. Comput."},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Sch\u00f6lzel, M., Koal, T., Roder, S., Vierhaus, H.T.: Towards an automatic generation of diagnostic in-field SBST for processor components. In: 14th Latin American Test Workshop - LATW, Cordoba, pp. 1\u20136 (2013)","DOI":"10.1109\/LATW.2013.6562676"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Changdao, D., et al.: On the functional test of the BTB logic in pipelined and superscalar processors. In: 14th Latin American Test Workshop - LATW, Cordoba, pp. 1\u20136 (2013)","DOI":"10.1109\/LATW.2013.6562677"},{"key":"2_CR12","doi-asserted-by":"crossref","unstructured":"Bernardi, P., et al.: On the functional test of the register forwarding and pipeline interlocking unit in pipelined processors. In: 14th International Workshop on Microprocessor Test and Verification, Austin, TX, pp. 52\u201357 (2013)","DOI":"10.1109\/MTV.2013.10"},{"key":"2_CR13","doi-asserted-by":"crossref","unstructured":"Bernardi, P., et al.: On the in-field functional testing of decode units in pipelined RISC processors. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Amsterdam, pp. 299\u2013304 (2014)","DOI":"10.1109\/DFT.2014.6962090"},{"issue":"9","key":"2_CR14","doi-asserted-by":"publisher","first-page":"1675","DOI":"10.1109\/TVLSI.2014.2356612","volume":"23","author":"E Sanchez","year":"2015","unstructured":"Sanchez, E., Reorda, M.S.: On the functional test of branch prediction units. IEEE Trans. Very Large Scale Integr. VLSI Syst. 23(9), 1675\u20131688 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"3","key":"2_CR15","doi-asserted-by":"publisher","first-page":"744","DOI":"10.1109\/TC.2015.2498546","volume":"65","author":"P Bernardi","year":"2016","unstructured":"Bernardi, P., Cantoro, R., De Luca, S., S\u00e1nchez, E., Sansonetti, A.: Development flow for on-line core self-test of automotive microcontrollers. IEEE Trans. Comput. 65(3), 744\u2013754 (2016)","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"2_CR16","doi-asserted-by":"publisher","first-page":"3055","DOI":"10.1109\/TVLSI.2016.2538800","volume":"24","author":"A Riefert","year":"2016","unstructured":"Riefert, A., Cantoro, R., Sauer, M., Sonza Reorda, M., Becker, B.: A flexible framework for the automatic generation of SBST programs. IEEE Trans. Very Large Scale Integr. VLSI Syst. 24(10), 3055\u20133066 (2016)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2_CR17","doi-asserted-by":"crossref","unstructured":"Chen, L., Ravi, S., Raghunathan, A., Dey, S.: A scalable software-based self-test methodology for programmable processors. In: 40th Annual Design Automation Conference (DAC), pp. 548\u2013553 (2003)","DOI":"10.1145\/775832.775973"},{"key":"2_CR18","doi-asserted-by":"crossref","unstructured":"Riefert, A., Cantoro, R., Sauer, M., Sonza Reorda, M., Becker, B.: On the automatic generation of SBST test programs for in-field test. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1186\u20131191 (2015)","DOI":"10.7873\/DATE.2015.0271"},{"issue":"7","key":"2_CR19","doi-asserted-by":"publisher","first-page":"1220","DOI":"10.1109\/TVLSI.2012.2208130","volume":"21","author":"Y Zhang","year":"2013","unstructured":"Zhang, Y., Li, H., Li, X.: Automatic test program generation using executing-trace-based constraint extraction for embedded processors. IEEE Trans. Very Large Scale Integr. VLSI Syst. 21(7), 1220\u20131233 (2013)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"issue":"1","key":"2_CR20","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/MDT.2008.15","volume":"25","author":"N Kranitis","year":"2008","unstructured":"Kranitis, N., Merentitis, A., Theodorou, G., Paschalis, A., Gizopoulos, D.: Hybrid-SBST methodology for efficient testing of processor cores. IEEE Des. Test Comput. 25(1), 64\u201375 (2008)","journal-title":"IEEE Des. Test Comput."},{"issue":"3","key":"2_CR21","doi-asserted-by":"publisher","first-page":"516","DOI":"10.1109\/TVLSI.2009.2036184","volume":"19","author":"T Lu","year":"2011","unstructured":"Lu, T., Chen, C., Lee, K.: Effective hybrid test program development for software-based self-testing of pipeline processor cores. IEEE Trans. Very Large Scale Integr. VLSI Syst. 19(3), 516\u2013520 (2011)","journal-title":"IEEE Trans. Very Large Scale Integr. VLSI Syst."},{"key":"2_CR22","unstructured":"Shen, J., Abraham, J.A.: Native mode functional test generation for processors with applications to self test and design validation. In: International Test Conference 1998 (IEEE Cat. No. 98CH36270), pp. 990\u2013999 (1998)"},{"key":"2_CR23","unstructured":"Parvathala, P., Maneparambil, K., Lindsay, W.: FRITS - a microprocessor functional BIST method. In: International Test Conference, Baltimore, MD, USA, pp. 590\u2013598 (2002)"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Bayraktaroglu, I., Hunt, J., Watkins, D.: Cache resident functional microprocessor testing: avoiding high speed IO issues. In: IEEE International Test Conference, Santa Clara, CA, pp. 1\u20137 (2006)","DOI":"10.1109\/TEST.2006.297675"},{"key":"2_CR25","doi-asserted-by":"crossref","unstructured":"Acle, J.P., Cantoro, R., Sanchez, E., Reorda, M.S.: On the functional test of the cache coherency logic in multi-core systems. In: IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), Montevideo, pp. 1\u20134 (2015)","DOI":"10.1109\/LASCAS.2015.7250453"},{"issue":"2","key":"2_CR26","doi-asserted-by":"publisher","first-page":"102","DOI":"10.1109\/MDT.2004.1277902","volume":"21","author":"F Corno","year":"2004","unstructured":"Corno, F., Sanchez, E., Reorda, M.S., Squillero, G.: Automatic test program generation: a case study. IEEE Des. Test Comput. 21(2), 102\u2013109 (2004)","journal-title":"IEEE Des. Test Comput."},{"key":"2_CR27","first-page":"1693","volume-title":"Fault Diagnosis in Combinational Circuits with Boolean Differential Equations","author":"R Ubar","year":"1980","unstructured":"Ubar, R.: Fault Diagnosis in Combinational Circuits with Boolean Differential Equations, pp. 1693\u20131703. Plenum Publishing Corporation, New York (1980)"},{"key":"2_CR28","doi-asserted-by":"crossref","unstructured":"Holst, S., Wunderlich, H.: Adaptive debug and diagnosis without fault dictionaries. In: 12th IEEE European Test Symposium (ETS 2007), Freiburg, pp. 7\u201312 (2007)","DOI":"10.1109\/ETS.2007.9"},{"issue":"1","key":"2_CR29","doi-asserted-by":"publisher","first-page":"39","DOI":"10.3176\/eng.2010.1.06","volume":"16","author":"A Karputkin","year":"2010","unstructured":"Karputkin, A., Ubar, R., Raik, J., Tombak, M.: Canonical representations of high-level decision diagrams. Est. J. Eng. 16(1), 39\u201355 (2010)","journal-title":"Est. J. Eng."},{"key":"2_CR30","doi-asserted-by":"crossref","unstructured":"Ubar, R., Tsertov, A., Jasnetski, A., Brik, M.: Software-based self-test generation for microprocessors with high-level decision diagrams. In: 5th Latin American Test Workshop - LATW, Fortaleza, pp. 1\u20136 (2014)","DOI":"10.1109\/LATW.2014.6841923"},{"key":"2_CR31","doi-asserted-by":"crossref","unstructured":"Oyeniran, A. S., Ubar, R., Jenihhin, M., Raik. J.: Implementation-independent functional test generation for RISC microprocessors. In: 2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), Cuzco, Peru, pp. 82\u201387 (2019)","DOI":"10.1109\/VLSI-SoC.2019.8920323"},{"key":"2_CR32","doi-asserted-by":"crossref","unstructured":"Oyeniran, A.S., Azad, P.Z., Ubar, R.: Parallel pseudo-exhaustive testing of array multipliers with data-controlled segmentation. In: IEEE International Symposium on Circuits and Systems (ISCAS), Florence, pp. 1\u20135 (2018)","DOI":"10.1109\/ISCAS.2018.8350936"},{"key":"2_CR33","unstructured":"MiniMIPS Instruction Set Architecture: Opencore. https:\/\/opencores.org\/"},{"key":"2_CR34","volume-title":"Computer Organization and Design","author":"D Patterson","year":"2015","unstructured":"Patterson, D., Hennessy, J.: Computer Organization and Design. Elsevier, New York (2015)"},{"issue":"1","key":"2_CR35","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/PGEC.1966.264376","volume":"15","author":"DB Armstrong","year":"1966","unstructured":"Armstrong, D.B.: On finding a nearly minimal set of fault detection tests for combinational logic nets. IEEE Trans. Electron. Comput. 15(1), 66\u201373 (1966)","journal-title":"IEEE Trans. Electron. Comput."},{"key":"2_CR36","volume-title":"Semiconductor Memories: Theory and Practice","author":"AJ van de Goor","year":"1991","unstructured":"van de Goor, A.J.: Semiconductor Memories: Theory and Practice. Wiley, New York (1991). pp. 512"},{"key":"2_CR37","doi-asserted-by":"publisher","DOI":"10.1002\/0471457787","volume-title":"Digital Logic Testing and Simulation","author":"A Miczo","year":"2003","unstructured":"Miczo, A.: Digital Logic Testing and Simulation. Wiley, New York (2003). pp. 668"},{"key":"2_CR38","first-page":"170","volume":"11","author":"R Ubar","year":"1979","unstructured":"Ubar, R.: Fault diagnosis in combinational circuits by solving Boolean differential equations. Autom. Telemech. 11, 170\u2013183 (1979). (in Russian)","journal-title":"Autom. Telemech."},{"key":"2_CR39","unstructured":"Keller, K.B.: Hierarchical pattern faults for describing logic circuit failure mechanisms. US Patent 5546408, 13 August 1994"},{"key":"2_CR40","doi-asserted-by":"crossref","unstructured":"Dwarakanath, K.N., Blanton, R.D.: Universal fault simulation using fault tuples. In: Proceedings 37th Design Automation Conference, Los Angeles, CA, USA, pp. 786\u2013789 (2000)","DOI":"10.1145\/337292.337779"},{"issue":"9","key":"2_CR41","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.1109\/TCAD.2014.2323216","volume":"33","author":"F Happke","year":"2014","unstructured":"Happke, F., et al.: Cell-aware tests. IEEE Trans. CAD IC Syst. 33(9), 1396\u20131409 (2014)","journal-title":"IEEE Trans. CAD IC Syst."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: New Technology Enabler"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-53273-4_2","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T00:02:04Z","timestamp":1721606524000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-53273-4_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030532727","9783030532734"],"references-count":41,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-53273-4_2","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"22 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cusco","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Peru","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsi-soc.pe\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}