{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T07:20:44Z","timestamp":1742973644798,"version":"3.40.3"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030532727"},{"type":"electronic","value":"9783030532734"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-53273-4_4","type":"book-chapter","created":{"date-parts":[[2020,7,22]],"date-time":"2020-07-22T09:07:29Z","timestamp":1595408849000},"page":"69-88","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Improved Technique for Logic Gate Susceptibility Evaluation of Single Event Transient Faults"],"prefix":"10.1007","author":[{"given":"Rafael B.","family":"Schvittz","sequence":"first","affiliation":[]},{"given":"Denis T.","family":"Franco","sequence":"additional","affiliation":[]},{"suffix":"Jr.","given":"Leomar S.","family":"da Rosa","sequence":"additional","affiliation":[]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,7,22]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., De, V.: Design and reliability challenges in nanometer technologies. In: Proceedings of the 41st Annual Design Automation Conference, p. 75 (2004)","DOI":"10.1145\/996566.996588"},{"issue":"6","key":"4_CR2","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.110","volume":"25","author":"S Borkar","year":"2005","unstructured":"Borkar, S.: Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro 25(6), 10\u201316 (2005)","journal-title":"IEEE Micro"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Vosoughi, A., K\u00f6se, S.: Leveraging on-chip voltage regulators against fault injection attacks. In: Proceedings of the 2019 on Great Lakes Symposium on VLSI, pp. 15\u201320 (2009)","DOI":"10.1145\/3299874.3317978"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Vial, J., Bosio, A., Girard, P., Landrault, C., Pravossoudovitch, S., Virazel, A.: Using TMR architectures for yield improvement. In: 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems. IEEE, pp. 7\u201315 (2008)","DOI":"10.1109\/DFT.2008.23"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Namazi, A., Nourani, M.: Gate-level redundancy: a new design-for-reliability paradigm for nanotechnologies. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 18(5), 775\u2013786 (2009)","DOI":"10.1109\/TVLSI.2009.2016206"},{"key":"4_CR6","unstructured":"Patel, K.N., Markov, I.L., Hayes, J.P.: Evaluating circuit reliability under probabilistic gate-level fault models. In: Proceedings of the International Workshop on Logic and Synthesis, pp. 59\u201364 (2003)"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Franco, D.T., Vasconcelos, M.C., Naviner, L., Naviner, J.-F.: Reliability analysis of logic circuits based on signal probability. In: 2008 15th IEEE International Conference on Electronics, Circuits and Systems, pp. 670\u2013673. IEEE (2008)","DOI":"10.1109\/ICECS.2008.4674942"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Schvittz, R., Franco, D.T., Rosa, L.S., Butzen, P.F.: Probabilistic method for reliability estimation of sp-networks considering single event transient faults. In: 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 357\u2013360. IEEE (2018)","DOI":"10.1109\/ICECS.2018.8617918"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Xiao, R., Chen, C.: Gate-level circuit reliability analysis: a survey. VLSI Design, vol. 2014 (2014)","DOI":"10.1155\/2014\/529392"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Pontes, M.F., Butzen, P.F., Schvittz, R.B., Rosa, S.L., Franco, D.T.: The suitability of the SPR-MP method to evaluate the reliability of logic circuits. In: 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 433\u2013436. IEEE (2018)","DOI":"10.1109\/ICECS.2018.8617852"},{"key":"4_CR11","unstructured":"Krishnaswamy, S., Viamontes, G.F., Markov, I.L., Hayes, J.P.: Accurate reliability evaluation and enhancement via probabilistic transfer matrices. In: Proceedings of the Conference on Design, Automation and Test in Europe, vol. 1. IEEE Computer Society, pp. 282\u2013287 (2005)"},{"key":"4_CR12","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1016\/j.microrel.2016.07.116","volume":"64","author":"H Cai","year":"2016","unstructured":"Cai, H., Liu, K., de Barros Naviner, L.A., Wang, Y., Slimani, M., Naviner, J.-F.: Efficient reliability evaluation methodologies for combinational circuits. Microelectron. Reliabil. 64, 19\u201325 (2016)","journal-title":"Microelectron. Reliabil."},{"issue":"8\u20139","key":"4_CR13","doi-asserted-by":"publisher","first-page":"1586","DOI":"10.1016\/j.microrel.2008.07.002","volume":"48","author":"DT Franco","year":"2008","unstructured":"Franco, D.T., Vasconcelos, M.C., Naviner, L., Naviner, J.-F.: Signal probability for reliability evaluation of logic circuits. Microelectron. Reliabil. 48(8\u20139), 1586\u20131591 (2008)","journal-title":"Microelectron. Reliabil."},{"issue":"9\u201310","key":"4_CR14","doi-asserted-by":"publisher","first-page":"1843","DOI":"10.1016\/j.microrel.2012.06.042","volume":"52","author":"SN Pagliarini","year":"2012","unstructured":"Pagliarini, S.N., dos Santos, G., Naviner, L.D.B., Naviner, J.-F.: Exploring the feasibility of selective hardening for combinational logic. Microelectron. Reliabil. 52(9\u201310), 1843\u20131847 (2012)","journal-title":"Microelectron. Reliabil."},{"issue":"9\u201311","key":"4_CR15","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1016\/j.microrel.2010.07.058","volume":"50","author":"JT Flaquer","year":"2010","unstructured":"Flaquer, J.T., Daveau, J.-M., Naviner, L., Roche, P.: Fast reliability analysis of combinatorial logic circuits using conditional probabilities. Microelectron. Reliabil. 50(9\u201311), 1215\u20131218 (2010)","journal-title":"Microelectron. Reliabil."},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Pagliarini, S.N., Ban, T., Naviner, L.A.D.B., Naviner, J.-F.: Reliability assessment of combinational logic using first-order-only fanout reconvergence analysis. In: 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 113\u2013116. IEEE (2013)","DOI":"10.1109\/MWSCAS.2013.6674598"},{"key":"4_CR17","doi-asserted-by":"crossref","unstructured":"Wang, F., Agrawal, V.D.: Single event upset: an embedded tutorial. In: 21st International Conference on VLSI Design (VLSID 2008), pp. 429\u2013434. IEEE (2008)","DOI":"10.1109\/VLSI.2008.28"},{"key":"4_CR18","unstructured":"Gill, B.S., Papachristou, C., Wolff, F.G., Seifert, N.: Node sensitivity analysis for soft errors in CMOS logic. In: IEEE International Conference on Test, 2005, p. 9. IEEE (2005)"},{"key":"4_CR19","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1016\/j.microrel.2016.07.072","volume":"64","author":"Y de Aguiar","year":"2016","unstructured":"de Aguiar, Y., Zimpeck, A.L., Meinhardt, C., Reis, R.: Permanent and single event transient faults reliability evaluation EDA tool. Microelectron. Reliabil. 64, 63\u201367 (2016)","journal-title":"Microelectron. Reliabil."},{"issue":"3","key":"4_CR20","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann, R.C.: Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans. Dev. Mater. Reliabil. 5(3), 305\u2013316 (2005)","journal-title":"IEEE Trans. Dev. Mater. Reliabil."},{"issue":"3","key":"4_CR21","doi-asserted-by":"publisher","first-page":"1767","DOI":"10.1109\/TNS.2013.2255624","volume":"60","author":"V Ferlet-Cavrois","year":"2013","unstructured":"Ferlet-Cavrois, V., Massengill, L.W., Gouker, P.: Single event transients in digital CMOS-a review. IEEE Trans. Nuclear Sci. 60(3), 1767\u20131790 (2013)","journal-title":"IEEE Trans. Nuclear Sci."},{"key":"4_CR22","unstructured":"Omana, M., Papasso, G., Rossi, D., Metra, C.: A model for transient fault propagation in combinatorial logic. In: 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003, pp. 111\u2013115. IEEE (2003)"},{"issue":"9\u201311","key":"4_CR23","doi-asserted-by":"publisher","first-page":"1320","DOI":"10.1016\/j.microrel.2013.07.069","volume":"53","author":"J-M Dutertre","year":"2013","unstructured":"Dutertre, J.-M., Bastos, R.P., Potin, O., Flottes, M.-L., Rouzeyre, B., Di Natale, G.: Sensitivity tuning of a bulk built-in current sensor for optimal transient-fault detection. Microelectron. Reliabil. 53(9\u201311), 1320\u20131324 (2013)","journal-title":"Microelectron. Reliabil."},{"key":"4_CR24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-97983-5","volume-title":"Quality and Reliability of Technical Systems: Theory, Practice","author":"A Birolini","year":"2012","unstructured":"Birolini, A.: Quality and Reliability of Technical Systems: Theory, Practice. Management. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-3-642-97983-5"},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"Schvittz, R., Franco, D.T., Soares, L., Butzen, P.F.: A simplified layout-level method for single event transient faults susceptibility on logic gates. In: 2019 IFIP\/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC), pp. 185\u2013190, IEEE (2019)","DOI":"10.1109\/VLSI-SoC.2019.8920333"},{"issue":"3","key":"4_CR26","doi-asserted-by":"publisher","first-page":"444","DOI":"10.1016\/j.dam.2004.03.003","volume":"145","author":"A Pr\u00e9kopa","year":"2005","unstructured":"Pr\u00e9kopa, A., Gao, L.: Bounding the probability of the union of events by aggregation and disaggregation in linear programs. Discrete Appl. Math. 145(3), 444\u2013454 (2005)","journal-title":"Discrete Appl. Math."},{"key":"4_CR27","doi-asserted-by":"crossref","unstructured":"Huard, V., Cacho, F., Federspiel, X., Arfaoui, W., Saliva, M., Angot, D.: Technology scaling and reliability: challenges and opportunities. In: 2015 IEEE International Electron Devices Meeting (IEDM), pp. 20.5.1\u201320.5.6, December 2015","DOI":"10.1109\/IEDM.2015.7409743"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: New Technology Enabler"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-53273-4_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T00:04:23Z","timestamp":1721606663000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-53273-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030532727","9783030532734"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-53273-4_4","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"22 July 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cusco","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Peru","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2019","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2019","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2019","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2019","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsi-soc.pe\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}