{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T14:30:27Z","timestamp":1784644227237,"version":"3.55.0"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030576745","type":"print"},{"value":"9783030576752","type":"electronic"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-57675-2_30","type":"book-chapter","created":{"date-parts":[[2020,8,17]],"date-time":"2020-08-17T23:12:33Z","timestamp":1597705953000},"page":"477-492","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["NV-PhTM: An Efficient Phase-Based Transactional System for Non-volatile Memory"],"prefix":"10.1007","author":[{"given":"Alexandro","family":"Baldassin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rafael","family":"Murari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jo\u00e3o P. L.","family":"de Carvalho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Guido","family":"Araujo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Castro","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jo\u00e3o","family":"Barreto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paolo","family":"Romano","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2020,8,18]]},"reference":[{"issue":"3","key":"30_CR1","doi-asserted-by":"publisher","first-page":"167","DOI":"10.1007\/s00446-017-0305-3","volume":"31","author":"D Alistarh","year":"2017","unstructured":"Alistarh, D., Kopinsky, J., Kuznetsov, P., Ravi, S., Shavit, N.: Inherent limitations of hybrid transactional memory. Distrib. Comput. 31(3), 167\u2013185 (2017). https:\/\/doi.org\/10.1007\/s00446-017-0305-3","journal-title":"Distrib. Comput."},{"issue":"4","key":"30_CR2","doi-asserted-by":"publisher","first-page":"409","DOI":"10.14778\/3025111.3025122","volume":"10","author":"H Avni","year":"2016","unstructured":"Avni, H., Brown, T.: Persistent hybrid transactional memory for databases. Proc. VLDB Endow. 10(4), 409\u2013420 (2016)","journal-title":"Proc. VLDB Endow."},{"key":"30_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"617","DOI":"10.1007\/978-3-662-48653-5_41","volume-title":"Distributed Computing","author":"H Avni","year":"2015","unstructured":"Avni, H., Levy, E., Mendelson, A.: Hardware transactions in nonvolatile memory. In: Moses, Y. (ed.) DISC 2015. LNCS, vol. 9363, pp. 617\u2013630. Springer, Heidelberg (2015). https:\/\/doi.org\/10.1007\/978-3-662-48653-5_41"},{"issue":"8","key":"30_CR4","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1109\/MC.2013.189","volume":"46","author":"A Badam","year":"2013","unstructured":"Badam, A.: How persistent memory will change software systems. Computer 46(8), 45\u201351 (2013)","journal-title":"Computer"},{"key":"30_CR5","doi-asserted-by":"crossref","unstructured":"Baldassin, A., Borin, E., Araujo, G.: Performance implications of dynamic memory allocators on transactional memory systems. In: Proceedings of the 20th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 87\u201396 (2015)","DOI":"10.1145\/2688500.2688504"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Carvalho, J.P.D., Araujo, G., Baldassin, A.: Revisiting phased transactional memory. In: Proceedings of the International Conference on Supercomputing, pp. 25:1\u201325:10 (2017)","DOI":"10.1145\/3079079.3079094"},{"issue":"2","key":"30_CR7","doi-asserted-by":"publisher","first-page":"459","DOI":"10.1109\/TPDS.2018.2861712","volume":"30","author":"JPD Carvalho","year":"2019","unstructured":"Carvalho, J.P.D., Araujo, G., Baldassin, A.: The case for phase-based transactional memory. IEEE Trans. Parallel Distrib. Syst. 30(2), 459\u2013472 (2019)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Castro, D., Romano, P., Barreto, J.: Hardware transactional memory meets memory persistency. In: 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 368\u2013377, May 2018","DOI":"10.1109\/IPDPS.2018.00046"},{"key":"30_CR9","doi-asserted-by":"crossref","unstructured":"Coburn, J., et al.: NV-heaps: making persistent objects fast and safe with next-generation, non-volatile memories. In: Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 105\u2013118 (2011)","DOI":"10.1145\/1950365.1950380"},{"key":"30_CR10","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Spear, M.F., Scott, M.L.: NOrec: streamlining stm by abolishing ownership records. In: Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, pp. 67\u201378 (2010)","DOI":"10.1145\/1693453.1693464"},{"key":"30_CR11","unstructured":"Dice, D., Harris, T., Kogan, A., Lev, Y.: The influence of malloc placement on TSX hardware transactional memory. CoRR abs\/1504.04640 (2015)"},{"key":"30_CR12","doi-asserted-by":"crossref","unstructured":"Didona, D., Diegues, N., Kermarrec, A.M., Guerraoui, R., Neves, R., Romano, P.: ProteusTM: abstraction meets performance in transactional memory. In: Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 757\u2013771 (2016)","DOI":"10.1145\/2954680.2872385"},{"key":"30_CR13","doi-asserted-by":"crossref","unstructured":"Felber, P., Fetzer, C., Riegel, T.: Dynamic performance tuning of word-based software transactional memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, PPoPP 2008, pp. 237\u2013246 (2008)","DOI":"10.1145\/1345206.1345241"},{"key":"30_CR14","doi-asserted-by":"crossref","unstructured":"Giles, E., Doshi, K., Varman, P.: Continuous checkpointing of HTM transactions in NVM. In: Proceedings of the 2017 ACM SIGPLAN International Symposium on Memory Management, pp. 70\u201381 (2017)","DOI":"10.1145\/3092255.3092270"},{"key":"30_CR15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01728-5","volume-title":"Transactional Memory","author":"T Harris","year":"2010","unstructured":"Harris, T., Larus, J., Rajwar, R.: Transactional Memory, 2nd edn. Morgan & Claypool Publishers, San Rafael (2010)","edition":"2"},{"key":"30_CR16","unstructured":"Intel Corporation: Intel\u00ae Architecture Instruction Set Extensions Programming Reference (February 2012)"},{"key":"30_CR17","doi-asserted-by":"crossref","unstructured":"Joshi, A., Nagarajan, V., Cintra, M., Viglas, S.: DHTM: durable hardware transactional memory. In: 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pp. 452\u2013465, June 2018","DOI":"10.1109\/ISCA.2018.00045"},{"issue":"1","key":"30_CR18","doi-asserted-by":"publisher","first-page":"8-1","DOI":"10.1147\/JRD.2014.2380199","volume":"59","author":"H Le","year":"2015","unstructured":"Le, H., et al.: Transactional memory support in the IBM POWER8 processor. IBM J. Res. Dev. 59(1), 8-1 (2015)","journal-title":"IBM J. Res. Dev."},{"key":"30_CR19","unstructured":"Lev, Y., Moir, M., Nussbaum, D.: PhTM: phased transactional memory. In: Workshop on Transactional Computing (Transact) (2007)"},{"key":"30_CR20","doi-asserted-by":"crossref","unstructured":"Liu, M., et al.: DudeTM: Building durable transactions with decoupling for persistent memory. In: Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 329\u2013343 (2017)","DOI":"10.1145\/3037697.3037714"},{"key":"30_CR21","doi-asserted-by":"crossref","unstructured":"Memaripour, A., et al.: Atomic in-place updates for non-volatile main memories with Kamino-Tx. In: Proceedings of the Twelfth European Conference on Computer Systems, pp. 499\u2013512 (2017)","DOI":"10.1145\/3064176.3064215"},{"key":"30_CR22","unstructured":"Minh, C.C., Chung, J., Kozyrakis, C., Olukotun, K.: Stamp: stanford transactional applications for multi-processing. In: 2008 IEEE International Symposium on Workload Characterization, pp. 35\u201346, September 2008"},{"key":"30_CR23","doi-asserted-by":"crossref","unstructured":"Nakaike, T., Odaira, R., Gaudet, M., Michael, M.M., Tomari, H.: Quantitative comparison of hardware transactional memory for blue Gene\/Q, zEnterprise EC12, intel core, and POWER8. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture, pp. 144\u2013157 (2015)","DOI":"10.1145\/2749469.2750403"},{"key":"30_CR24","unstructured":"Team, T.N.L.: PMEM.IO: persistent memory programming. http:\/\/pmem.io\/. Accessed 19 Sept 2019"},{"key":"30_CR25","doi-asserted-by":"crossref","unstructured":"Volos, H., Tack, A.J., Swift, M.M.: Mnemosyne: lightweight persistent memory. In: Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 91\u2013104 (2011)","DOI":"10.1145\/1950365.1950379"},{"issue":"1","key":"30_CR26","doi-asserted-by":"publisher","first-page":"58","DOI":"10.1109\/LCA.2014.2329832","volume":"14","author":"Z Wang","year":"2015","unstructured":"Wang, Z., Yi, H., Liu, R., Dong, M., Chen, H.: Persistent transactional memory. IEEE Comput. Architect. Lett. 14(1), 58\u201361 (2015)","journal-title":"IEEE Comput. Architect. Lett."}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2020: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-57675-2_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,18]],"date-time":"2024-08-18T00:04:50Z","timestamp":1723939490000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-57675-2_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030576745","9783030576752"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-57675-2_30","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"18 August 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Warsaw","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Poland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 August 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 August 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2020.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"158","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"25% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the coronavirus pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}